Linköping University: Students Alumni Trade and Industry/Society Internal Search
brese_3DTEST10

Power Constrained Test Scheduling for 3D Stacked Chips (poster)

Breeta SenGupta
 
Urban Ingelsson
Erik Larsson

1st IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits, Austin, TX, USA, November 4-5, 2010.

ABSTRACT
This paper addresses test application time (TAT) reduction for core-based 3D Stacked ICs (SICs). Applying traditional test scheduling methods for non-stacked chip testing where the same test schedule is applied both at wafer test and at final test to SICs, lead to unnecessarily high TAT. This is because the final test of 3D SICs includes the testing of all the stacked chips. A key challenge in 3D SIC testing is to reduce TAT by cooptimizing the wafer test and the final test while meeting power constraints. We consider a system of chips with cores equipped with dedicated BIST-engines and propose a test scheduling approach that reduces TAT while power constraints are met. Depending on the test schedule, the control lines that are required for BIST can be shared among several BIST engines. This is taken into account in the test scheduling approach and experiments show significant savings in TAT.


Related files:
brese_3DTEST10.pdfAdobe Acrobat portable document
brese_3DTEST10.proposal.pdf, Adobe Acrobat portable document

Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.


[SIL10] Breeta SenGupta, Urban Ingelsson, Erik Larsson, "Power Constrained Test Scheduling for 3D Stacked Chips (poster)", 1st IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits, Austin, TX, USA, November 4-5, 2010.
( ! ) perl script by Giovanni Squillero with modifications from Gert Jervan   (v3.1, p5.2, September-2002-)