Hierarchical Test Generation with Multi-Level Decision Diagram Models
7th IEEE North Atlantic Test Workshop, West Greenwich, RI, USA, pp. 26-33, May 28-29, 1998.
ABSTRACT
A hierarchical test generation approach to digital circuits that uses Register-Transfer (RT) and gate level information as input is presented. The proposed test generator implements a novel approach based on Decision Diagram (DD) models. Uniform modeling procedures are used on both levels, as well as for datapath and control parts. Experimental results showing the efficiency of the approach and comparison with other approaches are provided.
| Related files: |
|---|
| NATW.pdf | Adobe Acrobat portable document |
| NATW.ps.gz | postscript document, compressed (with gzip) |
Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However,
permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale
or redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works, must be obtained from the IEEE.
[JMRU98] Gert Jervan, Antti Markus, Jaan Raik, Raimund Ubar, "Hierarchical Test Generation with Multi-Level Decision Diagram Models", 7th IEEE North Atlantic Test Workshop, West Greenwich, RI, USA, pp. 26-33, May 28-29, 1998. |
