1. G. Blom, "Sannolikhetsteori och statistikteori med tillämpningar", Studentlitteratur, Lund, pp. 20-37, 2000.

  2. M. L. Flottes, J. Pouget, and B.Rouzeyre, "Sessionless Test Scheme: Power-constrained Test Scheduling for System-on-a-Chip", Proceedings of the 11th IFIP on VLSI-SoC, pp. 105-110. Montpellier, June 2001.

  3. P. Harrod, "Testing reusable IP-a case study", Proceedings of International Test Conference (ITC), Atlantic City, NJ, USA, pp. 493-498, 1999.

  4. Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan and S. M. Reddy, "Resource Allocation and Test Scheduling for Concurrent Test of Core-based SOC Design", Proceedings of IEEE Asian Test Symposium (ATS), pp 265-270, Kyoto, Japan, November 2001.

  5. S. D. Huss and R. S. Gyurcsik, "Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time", Proceedings of the ACM/IEEE Design Automation Conference (DAC), pp. 494-499, 1991.

  6. V. Iyengar, and K. Chakrabarty, and E. J. Marinissen, "Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for system-on-chip", IEEE Transactions on Computers, Volume: 52, Issue: 12, pp. 1619 - 1632, December 2003.

  7. V. Iyengar, and K. Chakrabarty, and E. J. Marinissen, "Test wrapper and test access mechanism co-optimization for system-on-chip", Proceedings of International Test Conference (ITC), Baltimore, MD, USA, pp. 1023-1032, 2001.

  8. V. Iyengar, S. K. Goel, E. J. Marinissen and K. Chakrabarty, "Test resource optimization for multi-site testing of SOCs under ATE memory depth constraints", Proceedings of International Test Conference (ITC), pp. 1159 - 1168, Baltimore, MD, USA, October 2002.

  9. W. J. Jiang and B. Vinnakota, "Defect-Oriented Test Scheduling", IEEE Transactions on Very-Large Scale Integration (VLSI) Systems, Vol. 9, No. 3, pp. 427-438, June 2001.

  10. S. Koranne, "On Test Scheduling for Core-Based SOCs", Proceedings of the IEEE International Conference on VLSI Design (VLSID), pp. 505-510, Bangalore, India, January 2002.

  11. E. Larsson, J. Pouget, and Z. Peng, "Defect-Aware SOC Test Scheduling", Proceedings of VLSI Test Symposium (VTS), Napa Valley, Ca, USA, April 2004.

  12. E. J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, C. Wouters, "A structured and scalable mechanism for test access to embedded reusable cores", Proceedings of International Test Conference (ITC), Washington, DC, USA, pp. 284-293, October 1998.

  13. E. J. Marinissen, V. Iyengar, and K. Chakrabarty, "A Set of Benchmarks for Modular Testing of SOCs", Proceedings of International Test Conference (ITC), pp. 519-528, Baltimore, MD, USA, October 2002.

  14. L. Milor and A. L. Sangiovanni-Vincentelli, "Minimizing Production Test Time to Detect Faults in Analog Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 6, pp 796-, June 1994.

  15. J. Pouget, E. Larsson, and Z. Peng, "SOC Test Time Minimization Under Multiple Constraints", Proceedings of Asian Test Symposium (ATS), Xian, China, 2003.

  16. J. Pouget, E. Larsson, Z. Peng, M. L. Flottes, and B. Rouzeyre, "An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling", Formal Proceedings of European Test Workshop 2003 (ETW'03), Maastricht, The Netherlands, May 25-28, 2003, pp 51-56.

  17. J. M. Rabaey, "Digital Integrated Circuits: A Design Perspective", Prentice Hall, Upper Saddle River, New Jersey, pp. 672-688, 1996.

  18. P. Varma and S. Bhatia, "A Structured Test Re-Use Methodology for Core-based System Chips", Proceedings of International Test Conference (ITC), pp. 294-302, Washington, DC, USA, October 1998.

  19. Y. Zorian, E. J. Marinissen, and S Dey, "Testing embedded-core-based system chips", Computer, Volume: 32, Issue: 6, pp. 52-60, June 1999.

Valid XHTML 1.0! Valid CSS!