Linköping University: Students Alumni Trade and Industry/Society Internal Search

Test Time Analysis for IEEE P1687

Farrokh Ghani Zadegan
Urban Ingelsson
Gunnar Carlsson
Erik Larsson

19th IEEE Asian Test Symposium (ATS10), Shanghai, China, December 1-4, 2010.

The IEEE P1687 (IJTAG) standard proposal aims at providing a standardized interface between on-chip embedded logic (instruments), such as scan-chains and temperature sensors, and the IEEE 1149.1 standard which provides test data transport and test protocol for board test. A key feature in P1687 is to include Select Instrument Bits (SIBs) in the scan path to allow flexibility in test architecture design and test scheduling. This paper presents algorithms to compute the test time in a P1687 context. The algorithms are based on analysis for flat and hierarchical test architectures, considering two test schedule types - concurrent and sequential test scheduling. Furthermore, two types of overhead are identified, i.e. control data overhead and JTAG protocol overhead. The algorithms are implemented and employed in experiments on realistic industrial designs.

Related files:
farza_ATS10.pdfAdobe Acrobat portable document

Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.

[GICL10] Farrokh Ghani Zadegan, Urban Ingelsson, Gunnar Carlsson, Erik Larsson, "Test Time Analysis for IEEE P1687", 19th IEEE Asian Test Symposium (ATS10), Shanghai, China, December 1-4, 2010.
( ! ) perl script by Giovanni Squillero with modifications from Gert Jervan   (v3.1, p5.2, September-2002-)