Optimal System-on-Chip Test Scheduling
12th IEEE Asian Test Symposium (ATS03), Xian, China, November 17-19, 2003, pp. 306-311
ABSTRACT
In this paper, we show that the scheduling of tests on the test access mechanism (TAM) is equivalent to independent job scheduling on identical machines and we make use of an existing preemptive scheduling algorithm to produce an optimal solution in linear time. We extend the algorithm to handle (1) test conflicts due to interconnection tests and (2) cases when a test limits an optimal usage of the TAM by using reconfigurable core test wrappers. Our extensions preserve the production of an optimal solution in respect to test time and minimizes the number of wrapper configurations as well as the TAM usage at each core, which implicitly minimizes the TAM routing. Experiments with our implementation shows its efficiency in comparison with previous approaches.
Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However,
permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale
or redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works, must be obtained from the IEEE.
[LF03] Erik Larsson, Hideo Fujiwara, "Optimal System-on-Chip Test Scheduling", 12th IEEE Asian Test Symposium (ATS03), Xian, China, November 17-19, 2003, pp. 306-311 |
