Linköping University: Students Alumni Trade and Industry/Society Internal Search
DDECS98

DECIDER: A Decision Diagram based Hierarchical Test Generation System

Gert Jervan
 
Antti Markus
Jaan Raik
 
Raimund Ubar

DDECS'98 Conference, pp. 269-273, Szczyrk, Poland, September 2-4, 1998.

ABSTRACT
Current paper presents a hierarchical test pattern generation system that uses register-transfer level VHDL and gate-level EDIF netlist descriptions as inputs. The system includes appropriate interfaces to synthesize Decision Diagram (DD) models, a DD based test pattern generator and a fault simulator to evaluate the quality of the generated tests. In the paper, the structure of the system is presented. Additionally, representation of different design abstraction levels using decision diagrams is explained. The performance of the system is compared to other state-of-the-art tools for sequential circuit test generation.


Related files:
DDECS98.pdfAdobe Acrobat portable document
DDECS98.ps.gzpostscript document, compressed (with gzip)


[JMRU98] Gert Jervan, Antti Markus, Jaan Raik, Raimund Ubar, "DECIDER: A Decision Diagram based Hierarchical Test Generation System", DDECS'98 Conference, pp. 269-273, Szczyrk, Poland, September 2-4, 1998.
( ! ) perl script by Giovanni Squillero with modifications from Gert Jervan   (v3.1, p5.2, September-2002-)