A Distributed Architecture to Check Global Properties for Post-Silicon Debug
IEEE European Test Symposium (ETS'10), Prague, Czech Republic, May 24-28, 2010.
ABSTRACT
Post-silicon validation and debug, or ensuring that software executes correctly on the silicon of a multi-processor system-on-chip (MPSOC) is complicated, as it involves checking global properties that are distributed on the chip. In this paper we define an architecture to non-intrusively observe global properties at run time using distributed monitors. The architecture enables to perform actions when a property holds, such as stopping (part of) the system for inspection. We apply this architecture to the problem of software races that result in incorrect communication between concurrent tasks on different processors. In a case study, where we implemented monitors, event distribution, and instruments to stop communication between intellectual property (IP) blocks, we demonstrate that these races can be detected and classified as timing violations or as FIFO protocol violations.
Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However,
permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale
or redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works, must be obtained from the IEEE.
[LVG10] Erik Larsson, Bart Vermeulen, Kees Goossens, "A Distributed Architecture to Check Global Properties for Post-Silicon Debug", IEEE European Test Symposium (ETS'10), Prague, Czech Republic, May 24-28, 2010. |
