Scheduling and Mapping of Conditional Task Graph for the Synthesis of Low Power Embedded Systems
Design Automation and Test in Europe (DATE 2003) Conference, 3-7 March 2003, Munich, Germany, pp. 90-95
http://www.date-conference.com
ABSTRACT
This paper describes a new Dynamic Voltage Scaling (DVS) technique for embedded systems expressed as Conditional Task Graphs (CTGs). The idea is to identify and exploit the available worst case slack time, taking into account the conditional behaviour of CTGs. Also we examine the effect of combining a genetic algorithm based mapping with the DVS technique for CTGs and show that further energy reduction can be obtained. The techniques have been tested on a number of CTGs including a real-life example. The results show that the DVS technique can be applied to CTGs with energy saving up to 24%. Furthermore it is shown that savings of up to 51% are achieved by considering DVS during the mapping.
[WME03] Dong Wu, Bashir M. Al-Hashimi, Petru Eles, "Scheduling and Mapping of Conditional Task Graph for the Synthesis of Low Power Embedded Systems", Design Automation and Test in Europe (DATE 2003) Conference, 3-7 March 2003, Munich, Germany, pp. 90-95 |
|
