Testability Analysis of Behavioral-Level VHDL Specifications
IEEE European Test Workshop , Barcelona, Spain, May 27-29, 1998.
ABSTRACT
A behavioral testability analysis technique is proposed for early prediction of testability by analyzing behavioral specifications written in VHDL. The technique extracts testability properties by an analysis of variable range, operation testability and statement reachability. It predicts the testability for the whole design with a low computational cost. Experimental results show that the behavior al testability analysis technique predicts the hard-to-test parts accurately and efficiently, and can be used to guide partial scan selection.
| Related files: |
|---|
| ETW.ps.gz | postscript document, compressed (with gzip) |
Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However,
permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale
or redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works, must be obtained from the IEEE.
[LP98] Erik Larsson, Zebo Peng, "Testability Analysis of Behavioral-Level VHDL Specifications", IEEE European Test Workshop , Barcelona, Spain, May 27-29, 1998. |
