Linköping University: Students Alumni Trade and Industry/Society Internal Search

A Heuristic for Thermal-Safe SoC Test Scheduling

Zhiyuan He Author homepage
Zebo Peng Author homepage
Petru Eles Author homepage

International Test Conference (ITC), Santa Clara, USA, October 21-26, 2007, Lecture 5.2 (pp. 1-10)

High temperature has become a technological barrier to the testing of high performance systems-on-chip, especially when deep submicron technologies are employed. In order to reduce test time while keeping the temperature of the cores under test within a safe range, thermal-aware test scheduling techniques are required. In this paper, we address the test time minimization problem as how to generate the shortest test schedule such that the temperature limits of individual cores and the limit on the test-bus bandwidth are satisfied. In order to avoid overheating during the test, we partition test sets into shorter test sub-sequences and add cooling periods in between, such that continuously applying a test sub-sequence will not drive the core temperature going beyond the limit. Further more, based on the test partitioning scheme, we interleave the test sub-sequences from different test sets in such a manner that a cooling period reserved for one core is utilized for the test transportation and application of another core. We have proposed a heuristic to minimize the test application time by exploring alternative test partitioning and interleaving schemes with variable length of test sub-sequences and cooling periods. Experimental results have shown the efficiency of the proposed heuristic.

Related files:
zhihe_itc07.pdfAdobe Acrobat portable document

[HPE07] Zhiyuan He, Zebo Peng, Petru Eles, "A Heuristic for Thermal-Safe SoC Test Scheduling", International Test Conference (ITC), Santa Clara, USA, October 21-26, 2007, Lecture 5.2 (pp. 1-10)
( ! ) perl script by Giovanni Squillero with modifications from Gert Jervan   (v3.1, p5.2, September-2002-)