SOC Test Time Minimization Under Multiple Constraints
12th IEEE Asian Test Symposium (ATS03), Xian, China, November 17-19, 2003, pp. 312-317
In this paper, we propose a SOC (system-on-chip) test scheduling technique that minimizes the test application time while considering test power limitations and test conflicts. The test power consumption is important to consider since exceeding the system's power limit might damage the system. Our technique takes also into account test conflicts that are due to cross-core testing (testing of interconnections), unit testing with multiple test sets, hierarchical SOCs where cores are embedded in cores, and the sharing of test access mechanism (TAM). Our technique handles these conflicts as well as precedence constraints, which is the order in which the tests has to be applied. We have implemented our algorithm and performed experiments, which shows the efficiency of our approach.
Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However,
permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale
or redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works, must be obtained from the IEEE.
[PLP03] Julien Pouget, Erik Larsson, Zebo Peng, "SOC Test Time Minimization Under Multiple Constraints", 12th IEEE Asian Test Symposium (ATS03), Xian, China, November 17-19, 2003, pp. 312-317