DF00100 Advanced Compiler Construction TDDC86 Compiler Optimizations and Code Generation Multi-Level Intermediate Representations Local CSE, DAGs, Lowering Call Sequences Survey of some Compiler Frameworks Christoph Kessler, IDA, Christoph Chris





Multi-Level IR
Multi-level IR, e.g.
<ul> <li>AST abstract syntax tree – implicit control and data flow</li> </ul>
HIR high-level IR
MIR medium-level IR
<ul> <li>LIR low-level IR, symbolic registers</li> </ul>
<ul> <li>VLIR very low-level IR, target specific, target registers</li> </ul>
Standard form and possibly also SSA (static single assignment) form
Open form (tree, graph) and/or closed (linearized, flattened) form
<ul> <li>For expressions: Trees vs DAGs (directed acyclic graphs)</li> </ul>
Translation by lowering
Optimization engines can work on the most appropriate level of abstraction
© Clean separation of compiler phases, somewhat easier to extend and debug
S Framework gets larger and slower
C. Kessler, IDA, Linköpings universitet. 4









Symbol table Some typical fields in a symbol table entry						
Field Name	Field Type	Meaning				
name	char *	the symbol's identifier				
sclass	enum { STATIC,}	storage class				
size	int	size in bytes				
type	struct type *	source language data type				
basetype	struct type *	source-lang. type of elements of a constructed type				
machtype	enum { }	machine type corresponding to source type (or element type if constructed type)				
basereg	char *	base register to compute address				
disp	int	displacement to address on stack				
reg	char *	name of register containing the symbol's value				

















# MIR – medium-level intermediate representatio

- "language independent"
- control flow reduced to simple branches, call, return
- variable accesses still in terms of symbol table names
- explicit code for procedure / block entry / exit
- suitable for most optimizations





### HIR $\rightarrow$ MIR (1): Flattening the expressions HIR: By a postorder traversal of each expression tree in the CFG: t1 = a [ i, j+2 ] Decompose the nodes of the expression trees (operators, ...) into simple operations (ADD, SUB, MUL, ...) the Lvalue of a [ i, j+2 ] is Infer the types of operands and results (language semantics) (on a 32-bit architecture) (addr a) + 4 \* ( i \* 20 + j + 2 ) • annotate each operation by its (result) type insert explicit conversion operations where necessary MIR: Flatten each expression tree (= partial order of evaluation) t1 = j + 2t2 = j \* 20to a sequence of operations (= total order of evaluation) t3 = t1 + t2using temporary variables t1, t2, ... to keep track of data flow t4 = 4 \* t3This is static scheduling! t5 = addr a t6 = t5 + t4May have an impact on space / time requirements



### HIR→MIR (2): Flattening the control flow graph

- aph 🔆
- Depth-first search of the control flow graph
- Topological ordering of the operations, starting with *entry* node
  - at conditional branches: one exit fall-through, other exit branch to a label
- Basic blocks = maximum-length subsequences of statements containing no branch nor join of control flow
- Basic block graph obtained from CFG by merging statements in a basic block to a single node



В	as	ic	b	oc	k

A basic block is a sequence of textually consecutive operations (e.g. MIR operations, LIR operations, quadruples) that contains no branches (except perhaps its last operation) and no branch targets (except perhaps its first operation).

X

Always executed in same order from entry to exit







### \* MIR→LIR: Lowering Variable Accesses Seen earlier: Memory layout: · Local variables relative to procedure frame pointer fp HIR. t1 = a [ i, j+2 ] • j at fp – 4 • i at fp – 8 the Lvalue of a [ i, j+2 ] is • a at fp - 216 (on a 32-bit architecture) (addr a) + 4 \* ( i \* 20 + j + 2 ) LIR: r1 = [fp - 4] $r^{1} = [ip - 4]$ $r^{2} = r^{1} + 2$ $r^{3} = [fp - 8]$ $r^{4} = r^{3} * 20$ $r^{5} = r^{4} + r^{2}$ MIR: t1 = j + 2 t2 = i \* 20 t3 = t1 + t2 t4 = 4 \* t3r6 = 4 \* r5 r7 = fp - 216 f1 = [r7 + r6] t5 = addr a t6 = t5 + t4 t7 = \*t6





### MIR→LIR: Storage Binding

- mapping variables (symbol table items) to addresses
- (virtual) register allocation
- procedure frame layout implies addressing of formal parameters and local variables relative to frame pointer fp, and parameter passing (call sequences)
- for accesses, generate Load and Store operations
- further lowering of the program representation







### MIR $\rightarrow$ LIR: Procedure call sequence (2)

### Procedure prologue

executed on entry to the procedure

- save old frame pointer fp
- old stack pointer sp becomes new frame pointer fp
- determine new sp (creating space for local variables)
- save callee-save registers













## On LIR/VLIR: Global register allocation

### Register allocation

- determine what values to keep in a register
- "symbolic registers", "virtual registers"
- Register assignment
  - assign virtual to physical registers
  - Two values cannot be mapped to the same register if they are *alive* simultaneously, i.e. their *live ranges* overlap (depends on schedule).

### On LIR/VLIR: Instruction scheduling

()

 reorders the instructions (LIR/VLIR) (subject to precedence constraints given by dependences) to minimize

- space requirements (# registers)
- time requirements (# CPU cycles)
- power consumption
- ...

X

### Remarks on IR design (1) [Cooper'02]

AST? DAGs? Call graph? Control flow graph? Program dep. graph? SSA? ...

- Level of abstraction is critical for implementation cost and opportunities:
   representation chosen affects the entire compiler
- Example 1: Addressing for arrays and aggregates (structs)
  - source level AST: hides entire address computation A[i+1][j]
  - pointer formulation: may hide critical knowledge (bounds)
  - low-level code: may make it hard to see the reference
- ightarrow "best" representation depends on how it is used
  - for dependence-based transformations: source-level IR (AST, HIR)
  - for fast execution: pointer formulation (MIR, LIR)
  - for optimizing address computation: low-level repr. (LIR, VLIR, target)

# Remarks on IR Design (2) Example 2: Representation for comparison&branch fundamentally, 3 different operations: Compare → convert result to boolean → branch

- combined in different ways by processor architects"best" representation may depend on target machine
- r7 = (x < y) cmp x y (sets CC)</li>
   br r7, L12 brLT L12
  - r7 = (x < y) [r7] br L12
- $\rightarrow$  design problem for a retargetable compiler

### Summary

- Multi-level IR
  - Translation by lowering
  - © Program analyses and transformations can work on the most appropriate level of abstraction
  - © Clean separation of compiler phases
  - ☺ Compiler framework gets larger and slower





# LCC (Little C Compiler)

- Dragon-book style C compiler implementation in C
- Very small (20K Loc), well documented, well tested, widely used
- Open source: http://www.cs.princeton.edu/software/lcc
  - Textbook A retargetable C compiler [Fraser, Hanson 1995] contains complete source code
- One-pass compiler, fast
- C frontend (hand-crafted scanner and recursive descent parser) with own C preprocessor
- Low-level IR
  - · Basic-block graph containing DAGs of quadruples
- No AST
- Interface to IBURG code generator generator
  - Example code generators for MIPS, SPARC, Alpha, x86 processors
     Tree pattern matching + dynamic programming
  - Few optimizations only
- local common subexpr. elimination, constant folding
- Good choice for source-to-target compiling if a prototype is needed soon

### GCC 4.x

- Gnu Compiler Collection (earlier: Gnu C Compiler)
- Compilers for C, C++, Fortran, Java, Objective-C, Ada ...
- sometimes with own extensions, e.g. Gnu-C Open-source, developed since 1985
- Very large
  - 3 IR formats (all language independent)
  - GENERIC: tree representation for whole function (also statements)
  - GIMPLE (simple version of GENERIC for optimizations) based on trees but expressions in quadruple form.
     High-level, low-level and SSA-low-level form.
  - High-level, low-level and SSA-low-level form. RTL (Register Transfer Language, low-level, Lisp-like) (the traditional GCC-IR) only word-sized data types; stack explicit; statement scope
  - only word-sized data types; stačk explicit; statement scope Many optimizations
- Many target architectures
- Version 4.x (since ~2004) has strong support for retargetable code generation
   Machine description in .md file
- Reservation tables for instruction scheduler generation
- Good choice if one has the time to get into the framework

 Based on SGI Pro-64 Compiler for MIPS processor, written in C++, went open source in 2000

**Open64 / ORC Open Research Compiler** 

- Several tracks of development (Open64, ORC, ...)
- For Intel Itanium (IA-64) and x86 (IA-32) processors. Also retargeted to x86-64, Ceva DSP, Tensilica, XScale, ARM ... "simple to retarget" (?)
- Languages: C, C++, Fortran95 (uses GCC as frontend), OpenMP and UPC (for parallel programming)
- Industrial strength, with contributions from Intel, Pathscale, …
- Open source: www.open64.net, ipf-orc.sourceforge.net
- 6-layer IR:
  - WHIRL (VH, H, M, L, VL) 5 levels of abstraction
    - · All levels semantically equivalent
  - Each level a lower level subset of the higher form
  - and target-specific very low-level CGIR
- Many optimizations, many third-party contributed components

Open64 WHIRL C, C++ F95 front-ends (GCC) VHO standalone inliner Very High WHIRL (AST) Lower aggregates Un-nest calls IPA (interprocedural analysi PREOPT High WHIRL Lower arrays Lower complex numbers Lower HL control flow Lower bit-fields ... LNO (Loop nest optimizer) WOPT (global optimizer, uses internally an SSA IR) RVI1 (register variable identification) Mid WHIRL Lower intrinsic ops to calls All data mapped to segments Lower loads/stores to final form Expose code sequences for constants, addresses RVI2 Low WHIRL Expose #(gp) addr. for globals CG Very Low WHIRL code generation, including scheduling, profiling support, predication, SW speculation CG CGIR

### **LLVM**

### (llvm.org)

- LLVM (Univ. of Illinois at Urbana Champaign)
  - "Low-level virtual machine"
  - Front-ends (Clang, GCC) for C, C++, Objective-C, Fortran, ...
  - One IR level: a LIR + SSA-LIR,
    - Inearized form, printable, shippable, but target-dependent,
    - "LLVM instruction set"
  - compiles to many target platforms
    - x86, Itanium, ARM, Alpha, SPARC, PowerPC, Cell SPE, ...
    - And to low-level C
  - Link-time interprocedural analysis and optimization framework for whole-program analysis
  - JIT support available for x86, PowerPC
  - Open source











### **Composite Engines in CoSy**



- Built from simple engines or from other composite engines by combining engines in interaction schemes (Loop, Pipeline, Fork, Parallel, Speculative, ...)
- Described in EDL (Engine Description Language)
- View defined by the joint effect of constituent engines
- A compiler is nothing more than a large composite engine

ENGINE CLASS compiler (IN u: mirUNIT) {
 PIPELINE
 frontend (u)
 optimizer (u)
 backend (u)
}



### **Example for CoSy EDL Evaluation of CoSy** (Engine Description Language) The outer call layers of the compiler are generated from view description Component classes (engine class) ENGINE CLASS optimizer (procedure p) specifications Component instances (engines) Adapter, coordination, communication, encapsulation ControlFlowAnalyser cfa Basic components CommonSubExprEliminator cse; LoopVariableSimplifier lvs; • Sequential and parallel implementation can be exchanged are implemented in C • There is also a non-commercial prototype PIPELINE cfa(p); cse(p); lvs(p); Interaction schemes (cf. skeletons) [Martin Alt: On Parallel Compilation. PhD thesis, 1997, Univ. form complex connectors • SEQUENTIAL -Saarbrücken] ENGINE CLASS compiler (file f) • PIPELINE Token token; Access layer to the repository must be efficient DATAPARALLEI Module m; PIPELINE // le VE // lexer takes file, delivers token stream: lexer( IN f, OUT token<> ); (solved by generation of macros) SPECULATIVE Because of views, a CoSy-compiler is very simply extensible EDL can embed automatically Single-call-components into parser( IN token<>, OUT m ); sema( m ); decompose( m, p<> ); • That's why it is expensive pipes

am of procedures

here

// from the module
optimizer( p<> );

backend( p<> );

Reconfiguration of a compiler within an hour

### Source-to-Source compiler frameworks

### Cetus

- C / OpenMP source-to-source compiler written in Java.
- Open source
- ROSE
  - C++ source-to-source compiler

p<> means a stream of p-items

EDL can map their protocols to each other (p vs p<>)

- Open source
- Tools and generators
  - TXL source-to-source transformation system
  - ANTLR frontend generator

### More frameworks (mostly historical) ... Some influential frameworks of the 1990s ...some of them still active today SUIF Stanford university intermediate format, suif.stanford.edu

- Trimaran (for instruction-level parallel processors) www.trimaran.org
- Polaris (Fortran) UIUC
- Jikes RVM (Java) IBM
- Soot (Java)
- GMD Toolbox / Cocolab Cocktail™ compiler generation tool suite
- and many others ...
- And many more for the embedded domain ...