# TDTS08: Advanced Computer Architecture



## Outline

- Lab organization and goals
- SimpleScalar architecture and tools
- Lab 5: article review
- Exercises

# Organization

- Assistant: <u>Yungang Pan</u>
- Web page
  - http://www.ida.liu.se/~TDTS08
  - Check the lab page!

## Organization

- <u>Sign up</u> in Webreg latest Sept. 9 (This Friday!).
- Deadline for the assignments:

Lab 1, Lab 2	Sept. 28
Lab 3, Lab 4	Oct. 19
Lab 5	Oct. 28

• <u>Rules</u>: Read them!

### Examination

Written report for each lab:

- Hand in the report, in PDF or DOC format
- Submit the report via Teams



### Labs

- Five labs:
  - 1. Cache Memories (2 lab sessions)
  - 2. Instruction Pipelining (2 lab sessions)
  - 3. Superscalar Processors (2 lab sessions)
  - 4. VLIW processors (2 lab sessions)
  - 5. Article review on multiprocessor and multi-computer systems (no lab session)



#### Remote

• Thinlinc client: thinlinc.edu.liu.se



• SSH client: ssh.edu.liu.se



Note! Two-step verification is required to use remote login.

# ThinLinc



Enter username and password to connect.

### ThinLinc



#### **Press F8 for options**

### Environment

- Linux
- Simulations are started from a command line (i.e., terminal)
  - To open a new terminal you can press ctrl+alt+t
- Get yourself familiarized with the terminal
  - Ask Google first
  - Ask your assistant
- Make sure you learn the basic commands (i.e., cd, ls, cp, ...)

### Tool Setup

- Don't forget the instructions in lab0
- Instructions should be clear and easy to follow, but if you face difficulties
  - Don't get frustrated :)
  - Read again carefully (without skipping over the lines)
  - Consult your assistant

## Outline

- Lab organization and goals
- SimpleScalar architecture and tools
- Lab 5: article review
- Exercises

#### Architecture Simulation



#### SimpleScalar: Literature

- "<u>The SimpleScalar Tool Set, Version 2.0</u>", by Doug Burger and Todd M. Austin
  - Very important preparation for the labs
  - This is your main reference for the tool!
- "User's and Hacker's guide", slides by Austin

#### **A Computer Architecture Simulator Primer**

- What is an architectural simulator?
  - □ a tool that reproduces the behavior of a computing device



- Why use a simulator?
  - □ leverage faster, more flexible S/W development cycle
    - permits more design space exploration
    - facilitates validation before H/W becomes available
    - level of abstraction can be throttled to design task
    - possible to increase/improve system instrumentation

#### **Simulation Suite Overview**



#### **Global Simulator Options**

• supported on all simulators:

-h	- print simulator help message
-d	- enable debug message
-i	- start up in DLite! debugger
-q	- terminate immediately (use with -dumpconfig)
-config <file></file>	- read configuration parameters from <file></file>
-dumpconfig <file></file>	- save configuration parameters into <file></file>
configuration files:	

- □ to generate a configuration file:
  - specify non-default options on command line
  - and, include "-dumpconfig <file>" to generate configuration file
- □ comments allowed in configuration files:
  - text after "#" ignored until end of line
- □ reload configuration files using "-config <file>"
- □ config files may reference other configuration files

ssh-vw1 L~/TDTS08	B/simplescalar]>	ls	
cde-exec	cde.uname	sim	-outorder
cde.full-environ	<pre>ment output.txt</pre>	ssl	ittle-na-sstrix-gcc
cde.log	pipeview.pl	ssl	ittle-na-sstrix-objdump
cde.options	sim-cache		
cde-root	sim-cheetah		
ssh-vw1 [~/TDTS08	8/simplescalar]>	./sim	-cache -h
sim-cache: Simple	eScalar/PISA Tool	Set	version 3.0 of August, 2003.
Copyright (c) 199	94–2003 bv Todd M	. Aus	tin. Ph.D. and SimpleScalar. LLC.
All Rights Reserv	ved. This version	of S	impleScalar is licensed for academic
non-commercial us	se. No portion o	f thi	s work may be used by any commercial
entity or for a	ny commercial nur	nose	without the prior written permission
of SimpleScalar	IIC (info@simple	scala	r com)
or simplescalar,	CCC (IIIO@SImple	scata	
Usage: /opt/simp	lescalar/simplesi	m-3.0	<pre>/sim-cache {-options} executable {arguments}</pre>
			·
sim-cache: This s	simulator impleme	nts a	functional cache simulator. Cache
statistics are ge	enerated for a us	er-se	lected cache and TLB configuration,
which may include	e up to two level	s of	instruction and data cache (with any
levels unified).	and one level of	inst	ruction and data TLBs. No timing
information is ge	enerated.		
#			
# -ontion	<arac></arac>	#	<default> # description</default>
# 0001011	ai ysr	π	derauter # description
-config	<string></string>	#	<pre><pre>spull&gt; # load configuration from a file</pre></pre>
-dumpconfig	<string></string>	#	<pre><null> # dump configuration to a file</null></pre>
	<true falcas<="" td=""><td>#</td><td>the the true the true</td></true>	#	the the true
	<true false=""></true>	#	folco # vonhoco openation
-v	<ure>crue Talse&gt;</ure>	#	Talse # verbose operation

## Sim-Cache: Multi-level Cache Simulator

- generates one- and two-level cache hierarchy statistics and profiles ٠
- extra options (also supported on sim-outorder):

-cache:dl1 <config> - level 1 data cache configuration

-cache:dl2 <config> - level 2 data cache configuration

-cache:ill <config> - level 1 instruction cache configuration

-cache:il2 <config> - level 2 instruction cache configuration

- -tlb:dtlb <config> data TLB configuration
- -flush <config>
- -icompress
- -pcstat <stat>

- -tlb:itlb <config> instruction TLB configuration
  - flush caches on system calls
  - remaps 64-bit inst addresses to 32-bit equiv.
  - record statistic <stat> by text address

#### **Specifying Cache Configurations**

• all caches and TLB configurations specified with same format:

<name>:<nsets>:<bsize>:<assoc>:<repl>

- where:
  - <name> cache name (make this unique)
  - <nsets> number of sets
  - <assoc> associativity (number of "ways")
  - <repl> set replacement policy
    - $\mbox{\ \ l}$  for LRU
    - f for FIFO
    - ${\tt r}$  for RANDOM

• examples:

il1:1024:32:2:1

2-way set-assoc 64k-byte cache, LRU

#### **Specifying Cache Hierarchies**

• specify all cache parameters in no unified levels exist, e.g.,



-cache:ill ill:128:64:1:1 -cache:il2 il2:128:64:4:1 -cache:dl1 dl1:256:32:1:1 -cache:dl2 dl2:1024:64:2:1

• to unify any level of the hierarchy, "point" an I-cache level into the data cache hierarchy:



#### **Sim-Cheetah: Multi-Config Cache Simulator**

- generates cache statistics and profiles for multiple cache configurations in a single program execution
- extra options:
  - -refs {inst,data,unified} specify reference stream to analyze
  - -C {fa,sa,dm}
  - -R {lru, opt}
  - -a <sets>
  - -b <sets>
  - -l <line>
  - -n <assoc>
  - -in <interval>
  - -M <size>
  - -c <size>

- cache config. i.e., fully or set-assoc or direct
- replacement policy
- log base 2 number of set in minimum config
- log base 2 number of set in maximum config
- cache line size in bytes
- maximum associativity to analyze (log base 2)
- cache size interval for fully-assoc analyses
- maximum cache size of interest
- cache size for direct-mapped analyses

#### An Example

- Lab1, assignment 3
  - Dump the default configuration of sim-cheetah
  - Modify the configuration and simulate
  - Plot the results (e.g. OpenOffice, Gnuplot, Matlab, Excel)



## Outline

- Lab organization and goals
- SimpleScalar architecture and tools
- Lab 5: article review
- Exercises

#### Lab 5: Article Review

- Select an article on a multi-core, multiprocessor, multi-computer system, or a graphics processor
  - List of papers is available on the course page
  - You may select other articles if your lab assistant agrees
- Review the selected article
- Write a review report on the article
- Self-learning based; No lab session allocated
- Read and understand the paper
  - If the course literature does not help you, investigate the referenced papers

# Lab 5: Article Review (cont'd)

- Analyze the paper
- Classify the architecture (e.g. MIMD, SIMD, NUMA)
- Possible questions to ask
  - Why has the actual method/approach been selected?
  - What are the advantages and disadvantages?
  - What is the application area?
  - What has been demonstrated?

• ...

## Lab 5: Article Review (cont'd)

- Write a report
  - ~1000 words
  - Submit, in PDF format, to your lab assistant's **urkund** account

## Outline

- Lab organization and goals
- SimpleScalar architecture and tools
- Lab 5: article review
- Exercises



Problem 1. Review questionsProblem 2 and 3. Mandatory for lab 1Problem 4 and 5. Additional exercises (if you feel up to the challenge)

#### Problem 1 (review questions)

- 1) What are the differences among direct mapping, associative mapping, and set-associative mapping?
- 2) What is the distinction between spatial locality and temporal locality?

### Cache placement policies (Direct-Mapped)



Memory Size = 16Kbytes Memory Block Size = 4 bytes Cache Size = 256 bytes Block Size = 4 bytes Associativity = 1 Number of Sets = 64

### Cache placement policies (Fully-Associative)



Memory Size = 16Kbytes Memory Block Size = 4 bytes Cache Size = 256 bytes Block Size = 4 bytes Number of Cache Lines = 64

#### Cache placement policies (Set-Associative)



Memory Size = 16Kbytes Memory Block Size = 4 bytes Cache Size = 256 bytes Block Size = 4 bytes Associativity = 2 Number of Sets = 32

# **Direct Mapping**



#### **Address Bit Partitioning**

TAG	INDEX				
24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0			
Compare Bits	Set Select Bits	Byte Select Bits			

The Compare Bits are compared with the corresponding Tag Bits in the Cache Directory.

The Set Select Bits are used to select a particular Set in the Cache. The Byte Select Bits are used to select a particular byte in the accessed block.

Memory size =  $32MB = 2^{25}$ Block size =  $2Bytes = 2^{1}$ 

Number of blocks in cache = Cache size/Block size =  $64KB/2B = 2^{16}/2$ 1 =  $2^{15}$ 

Number of bits in Tag = Total bits - Index bits - Offset bits = 25-15-1 = 9

### Set Associative Mapping

Cache Address Structure						
Memory Cache Parameters						
Memory Size 32MB ~						
Cache Size 64KB ~						
Block Size 32B ~						
Cache Scheme						
Direct Mapping O						
Set Associative 🔍						
Set Size 4 blocks ~						
Show						
HELP						
Return to Main Menu						

#### **Address Bit Partitioning**

TAG	INDEX	OFFSET	
24 23 22 21 20 19 18 17 16 15 14	13 12 11 10 9 8 7 6 5	4 3 2 1 0	
Compare Bits	Set Select Bits	Byte Select Bits	

The Compare Bits are compared with the corresponding Tag Bits in the Cache Directory.

The Set Select Bits are used to select a particular Set in the Cache. The Byte Select Bits are used to select a particular byte in the accessed block.

Memory size =  $32MB = 2^{25}$ Block size =  $32Bytes = 2^{5}$ 

Number of sets in cache = Cache size/(Set size \* Block size) =  $64KB/(4 blocks * 32B) = 2^{16}/(2^2 * 2^5) = 2^9$ 

Number of bits in Tag = Total bits - Index bits - Offset bits = 25-9-5 = 11

#### **Principle of Locality**

#### **Principle of Locality**

- Temporal locality
  - Items accessed recently are likely to be accessed again soon

#### **Principle of Locality**

- Temporal locality
  - Items accessed recently are likely to be accessed again soon
- Spatial locality
  - Items near those accessed recently are likely to be accessed soon

#### **Principle of Locality**

- Temporal locality
  - Items accessed recently are likely to be accessed again soon
- Spatial locality
  - Items near those accessed recently are likely to be accessed soon



Consider a machine with a byte addressable main memory of 2^8 bytes and block size of 4 bytes. Assume that a direct mapped cache consisting of 8 lines is used with this machine.

- 1) How is an 8-bit memory address divided into tag, line number, and byte number?
- 2) Into what line would bytes with each of the following addresses be stored?

- 3) Suppose the byte with address 1010 0001 is stored in the cache. What are the addresses of the other bytes stored along with it?
- 4) How many total bytes of memory can be stored in the cache?
- 5) Why is the tag also stored in the cache?

Consider a machine with a byte addressable main memory of 2^8 bytes and block size of 4 bytes. Assume that a direct mapped cache consisting of 8 lines is used with this machine.

- 1) How is an 8-bit memory address divided into tag, line number, and byte number?
- 2) Into what line would bytes with each of the following addresses be stored?



Consider a machine with a byte addressable main memory of 2^8 bytes and block size of 4 bytes. Assume that a direct mapped cache consisting of 8 lines is used with this machine.

- 1) How is an 8-bit memory address divided into tag, line number, and byte number?
- 2) Into what line would bytes with each of the following addresses be stored?



Consider a machine with a byte addressable main memory of 2^8 bytes and block size of 4 bytes. Assume that a direct mapped cache consisting of 8 lines is used with this machine.

- 1) How is an 8-bit memory address divided into tag, line number, and byte number?
- 2) Into what line would bytes with each of the following addresses be stored?



- 3) Suppose the byte with address 1010 0001 is stored in the cache. What are the addresses of the other bytes stored along with it?
- 4) How many total bytes of memory can be stored in the cache?
- 5) Why is the tag also stored in the cache?



- 3) Suppose the byte with address 1010 0001 is stored in the cache. What are the addresses of the other bytes stored along with it?
- 4) How many total bytes of memory can be stored in the cache?
- 5) Why is the tag also stored in the cache?





- 3) Suppose the byte with address 1010 0001 is stored in the cache. What are the addresses of the other bytes stored along with it?
- 4) How many total bytes of memory can be stored in the cache?
- 5) Why is the tag also stored in the cache?



- 3) Suppose the byte with address 1010 0001 is stored in the cache. What are the addresses of the other bytes stored along with it?
- 4) How many total bytes of memory can be stored in the cache?
- 5) Why is the tag also stored in the cache?

Because we have a large main memory but a limited and finite set of cache lines. More than one address go in a particular cache line. We need tag to identify which block is in the cache line.



Problem 3 (mandatory for lab 1) Consider the following code:

```
cout << "Hello World";
cin >> a;
for(i = 0; i < 50; i++)
     cout<<i;</pre>
```

- 1) Give one example of the spatial locality in the code.
- 2) Give one example of the temporal locality in the code.



$$100 \begin{pmatrix} 5 \\ 1 \\ 95 \end{pmatrix} \begin{pmatrix} 4 & 4*(70*10^{-9}) \\ 1 & 1*(10*10^{-3}+50*10^{-9}) \\ 1 & 1*(10*10^{-3}+50*10^{-9}) \end{pmatrix} \frac{1*(10*10^{-3}+50*10^{-9})+4*(70*10^{-9})+95*(15*10^{-9})}{100}$$

**Performance enhancement using cache.** A computer system contains a main memory of 32K 16-bit words. It also has a 4K-word cache divided into four-line sets with 64 words per line. Assume that the cache is initially empty. The processor fetches words from locations 0, 1, 2, ..., 4351 in that order. If then repeats this fetch sequence nine more times. The cache is 10 times faster than main memory. Estimate the improvement resulting from the use of the cache. Assume an LRU policy for block replacement

**Performance enhancement using cache.** A computer system contains a main memory of 32K 16-bit words. It also has a 4K-word cache divided into four-line sets with 64 words per line. Assume that the cache is initially empty. The processor fetches words from locations 0, 1, 2, ..., 4351 in that order. If then repeats this fetch sequence nine more times. The cache is 10 times faster than main memory. Estimate the improvement resulting from the use of the cache. Assume an LRU policy for block replacement

4 x 1024 = 4 x 64 x #sets → #sets = 16



Cache structure

set	tag	data	tag	data	tag	data	tag	data
0		[0-63]		[1024-1087]		[2048-2111]		[3072-4159]
1		[64-127]						
2								
3								
15		[960-1023]		[1984-2047]		[3008-3071]		[4032-4095]

Cache structure

set	tag	data	tag	data	tag	data	tag	data
0		[4096-4159]		[1024-1087]		[2048-2111]		[3072-4159]
1		[4160-4223]						
2		[4223-4287]						
3		[4287-4351]						
15		[960-1023]		[1984-2047]		[3008-3071]		[4032-4095]

Cache structure

1st round: 4 x 16 + 4 misses 2nd-9th round: 4 x 4 + 4 misses Total misses: 4 x 16 + 4 + (4 x 4 + 4) x 9 = 248

Speed-up: 435100/45742 ~= 9.5

With cache: 248 x 10s + (4351 x 10 – 248) x 1s = 45742 Without cache: 4351 x 10 x 10s = 435100