TDTS08: Advanced Computer Architecture

Lesson



- Lab organization and goals
- SimpleScalar architecture and tools
- Lab 5: article review
- Exercises

Organization

- Assistant: Arian Maghazeh
- Web page
 - <u>http://www.ida.liu.se/~TDTS08</u>
 - Check the lab page!

Organization

- <u>Sign up</u> in Webreg (at the latest, by the end of today)
- Deadline for the assignments:

Lab 1, Lab 2	Oct. 5
Lab 3, Lab 4	Oct. 19
Lab 5	Nov. 1

• <u>Rules</u>: Read them!

Examination

Written report for each lab

• Hand in the report, in PDF or DOC format, via email

Labs

- Five labs:
 - 1. Cache memories (2 lab sessions)
 - 2. Instruction pipelining (2 lab sessions)
 - 3. Superscalar processors (2 lab sessions)
 - 4. VLIW processors (2 lab sessions)
 - 5. Article review on multiprocessor systems (no lab session)

Environment

- Linux
- Simulations are started from a command line (i.e., terminal)
 - To open a new terminal you can press ctrl+alt+t
- Get yourself familiarized with the terminal
 - Ask Google first
 - Ask your assistant
- Make sure you learn the basic commands (i.e., cd, ls, cp, ...)

Tool Setup

- Follow the instructions in lab0
- Instructions should be clear and easy to follow, but if you face difficulties
 - Don't get frustrated :)
 - Read again carefully (without skipping over the lines)
 - Consult your assistant

- Lab organization and goals
- SimpleScalar architecture and tools
- Lab 5: article review
- Exercises

Architecture Simulation



SimpleScalar: Literature

- "<u>The SimpleScalar Tool Set, Version 2.0</u>", by Doug Burger and Todd M. Austin
 - Very important preparation for the labs
 - This is your main reference for the tool!
- "User's and Hacker's guide", slides by Austin

SimpleScalar Architecture

- Virtual architecture derived from MIPS
 - Control (j, jr,..., beq, bne,...)
 - Load/Store (lb, lbu, ...)
 - Integer Arithmetic (add, addu, ...)
 - Floating Point Arithmetic (add.s, add.d, ...)
 - Miscellaneous (nop, syscall, break)

SimpleScalar Architecture (cont'd)

• Several simulators

- Sim-fast: Fast, only functional simulation (no timing)
- Sim-safe: Sim-fast + memory checks

Won't use these two!

- Sim-cache: Sim-safe + cache simulation and various timing properties (simulation time, measured time, ...)
- Sim-cheetah: Simulation of multiple cache configurations
- Sim-outorder: Superscalar simulator

An Example

- Lab1, assignment 3
 - Dump the default configuration of sim-cheetah
 - Modify the configuration and simulate
 - Plot the results (e.g. OpenOffice, Gnuplot, Matlab, Excel)



- Lab organization and goals
- SimpleScalar architecture and tools
- Lab 5: article review
- Exercises

Lab 5: Article Review

- Select an article on a multi-core, multiprocessor, multi-computer system, or a graphics processor
 - List of papers is available on the course page
 - You may select other articles if your lab assistant agrees
- Review the selected article
- Write a review report on the article
- Self-learning based, no lab session allocated
- Read and understand the paper
 - If the course literature does not help you, investigate the referenced papers

Lab 5: Article Review (cont'd)

- Analyze the paper
- Classify the architecture (e.g. MIMD, SIMD, NUMA)
- Possible questions to ask
 - Why has the actual method/approach been selected?
 - What are the advantages and disadvantages?
 - What is the application area?
 - What has been demonstrated?

• ...

Lab 5: Article Review (cont'd)

- Write a report
 - ~1000 words
 - Submit, in PDF format, to your lab assistant's urkund account

- Lab organization and goals
- SimpleScalar architecture and tools
- Lab 5: article review
- Exercises



Problem 1. Review questionsProblem 2 and 3. Mandatory for lab 1Problem 4 and 5. Additional exercises (if you feel up to the challenge)