# System Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems)

TDTS07/TDDI08 VT 2023

**Soheil Samii** 

Institutionen för datavetenskap (IDA)
Linköpings universitet

email: <a href="mailto:soheil.samii@liu.se">soheil.samii@liu.se</a>
B building, 329:220

Acknowledgment: All lecture notes are developed by Prof. Petru Eles

#### **Course Information**

Web page: http://www.ida.liu.se/~TDTS07

http://www.ida.liu.se/~TDDI08

**Examination**: written, March 22, 14:00-18:00

labs (see course page and lesson notes)

Lecture notes: available on the web page, before the lecture.

#### **Course Information**

#### **Recommended literature:**

Peter Marwedel: "Embedded System Design",

Springer, 2nd edition 2011, 3d edition 2018, 4th edition 2021.

The 4th edition is open access and available online via

Springer.com

Edward Lee, Sanjit Seshia: "Introduction to Embedded Systems - A

Cyber-Physical Systems Approach",

1st edition 2011, 2nd edition 2017 '

(available online: LeeSeshia.org)

#### **Course Information**

#### Lessons&Labs:

Yungang Pan

Institutionen för datavetenskap (IDA)


email: <a href="mailto:yungang.pan@liu.se">yungang.pan@liu.se</a>

**B** building, 329:202

#### **EMBEDDED SYSTEMS AND THEIR DESIGN**

- 1. What is an Embedded System
- 2. Characteristics of Embedded Applications
- 3. The Traditional Design Flow
- 4. An Example
- 5. A New Design Flow
- 6. The System Level
- 7. Course Topics

# That's how we use microprocessors



# What is an Embedded System?

There are several definitions around!

Some highlight what it is (not) used for:

"An embedded system is any sort of device which includes a programmable component but itself is not intended to be a general purpose computer."

# What is an Embedded System?

There are several definitions around!

- Some highlight what it is (not) used for:
  - "An embedded system is any sort of device which includes a programmable component but itself is not intended to be a general purpose computer."

- Some focus on what it is built from:
  - "An embedded system is a collection of programmable parts surrounded by ASICs and other standard components, that interact continuously with an environment through sensors and actuators."


# What is an Embedded System?

#### **Some of the main characteristics:**

- □ Dedicated (not general purpose)
- □ Contains a programmable component
- □ Interacts (continuously) with the environment


### **Two Typical Implementation Architectures**

#### **Telecommunication System on Chip**



## **Two Typical Implementation Architectures**

#### **Distributed Embedded System (automotive application)**



# **The Software Component**

Software running on the programmable processors:

- **□** Application tasks
- □ Real-Time Operating System
- □ I/O drivers, Network protocols, Middleware

# **Characteristics of Embedded Applications**

#### What makes them special?

 Like with "ordinary" applications, functionality and user interfaces are often very complex.

#### **But, in addition to this:**

- □ Time constraints
- Power constraints
- □ Cost constraints
- □ Safety
- □ Time to market

#### **Time constraints**

- Embedded systems have to perform in real-time: if data is not ready by a certain deadline, the system fails to perform correctly.
  - ☐ Hard deadline: failure to meet leads to major hazards.
  - Soft deadline: failure to meet is tolerated but affects quality of service.

#### **Power constraints**

There are several reasons why low power/energy consumption is required:

□ Cost aspects:
 High energy consumption ⇒ large electricity bill expensive power supply expensive cooling system

□ Reliability
 High power consumption ⇒ high temperature that affects life time

□ Battery life
 High energy consumption ⇒ short battery life time

□ Environmental impact

#### **Cost constraints**

 Embedded systems are very often mass products in highly competitive markets and have to be shipped at a low cost.

What we are interested in:

- Manufacturing cost
- Design cost
- Material cost (Bill of Material)
- Warranty cost

# **Safety**

- Embedded systems are often used in life critical applications: avionics, automotive electronics, nuclear plants, medical applications, military applications, etc.
  - Reliability and safety are major requirements.
     In order to guarantee safety during design:
    - <u>Formal verification</u>: mathematics-based methods to verify certain properties of the designed system.
    - <u>Automatic synthesis</u>:certain design steps are automatically performed by design tools.

#### **Short time to market**

- In highly competitive markets it is critical to catch the market window: a short delay with the product on the market can have catastrophic financial consequences (even if the quality of the product is excellent).
  - □ Design time has to be reduced!
    - Good design methodologies.
    - Efficient design tools.
    - Reuse of previously designed and verified (hardw&softw) blocks.
    - Good designers who understand both software and hardware!

# Why is Design of Embedded Systems Difficult?

- High Complexity
- □ Strong time&power constraints
- Low cost
- □ Short time to market
- ☐ Safety critical systems

In order to achieve these requirements, systems have to be highly optimized.


# Why is Design of Embedded Systems Difficult?

- **□** High Complexity
- □ Strong time&power constraints
- Low cost
- □ Short time to market
- ☐ Safety critical systems

In order to achieve these requirements, systems have to be highly optimized.

Both hardware and software aspects have to be considered simultaneously!

# An Example



The system to be implemented is modelled as a *task graph*:


- a node represents a task (a unit of functionality activated as response to a certain input and which generates a certain output).
- an edge represents a precedence constraint and data dependency between two tasks.

#### Period: 42 time units

□ The task graph is activated every 42 time units ⇒ an activation has to terminate in time less than 42.

#### Cost limit: 8

☐ The total cost of the implemented system has to be less than 8.



# Informal Specification, Constraints Modeling **Functional** Simulation System Model Select Architecture Hardware and Software Implementation Prototype **Testing** OK Fabrication

#### **Traditional Design Flow**

1. Start from some informal specification of functionality and a set of constraints

# Informal Specification, Constraints Modeling **Functional** Simulation System Model Select Architecture Hardware and Software **Implementation Prototype Testing** OK Fabrication

- 1. Start from some informal specification of functionality and a set of constraints
- 2. Generate a more formal model of the functionality, based on some modeling concept.
  Such model is our task graph

# Informal Specification, Constraints Modeling **Functional** Simulation System Model Select Architecture Hardware and Software Implementation not OK **Prototype Testing** OK **Fabrication**

- 1. Start from some informal specification of functionality and a set of constraints
- 2. Generate a more formal model of the functionality, based on some modeling concept.
  Such model is our task graph
- 3. Simulate the model in order to check the functionality. If needed make adjustments.

# Informal Specification, Constraints Modeling **Functional** Simulation **System** Model Select Architecture Hardware and Software Implementation not OK **Testing** Prototype OK **Fabrication**

- 1. Start from some informal specification of functionality and a set of constraints
- 2. Generate a more formal model of the functionality, based on some modeling concept.
  Such model is our task graph
- 3. Simulate the model in order to check the functionality. If needed make adjustments.
- 4. Choose an architecture (μprocessor, buses, etc.) such that cost limits are satisfied and, you hope, time and power constraints are fulfilled.

# Informal Specification, Constraints Modeling **System** Model Select Architecture Hardware and Software **Implementation** not OK **Prototype Testing** OK **Fabrication**

#### **Traditional Design Flow**

1. Start from some informal specification of functionality and a set of constraints

**Functional** 

Simulation

- 2. Generate a more formal model of the functionality, based on some modeling concept.
  Such model is our task graph
- 3. Simulate the model in order to check the functionality. If needed make adjustments.
- 4. Choose an architecture (μprocessor, buses, etc.) such that cost limits are satisfied and, you hope, time and power constraints are fulfilled.
- 5. Build a prototype and implement the system.

# Informal Specification, Constraints Modeling **Functional** Simulation System Model Select Architecture Hardware and Software Implementation not OK **Testing** Prototype OK **Fabrication**

- 1. Start from some informal specification of functionality and a set of constraints
- 2. Generate a more formal model of the functionality, based on some modeling concept.
  Such model is our task graph
- 3. Simulate the model in order to check the functionality. If needed make adjustments.
- 4. Choose an architecture (μprocessor, buses, etc.) such that cost limits are satisfied and, you hope, time and power constraints are fulfilled.
- 5. Build a prototype and implement the system.
- 6. Verify the system: neither time nor power constraints are satisfied!!!

# Informal Specification, Constraints Modeling **Functional** Simulation System Model Select Architecture Hardware and Software **Implementation** Prototype **Testing** OK Fabrication

#### **Traditional Design Flow**

Now you are in great trouble: you have spent a lot of time and money and nothing works!


- Go back to 4, choose a new architecture and start a new implementation.
- □ Or negotiate with the customer on the constraints.


# The Traditional Design Flow

- The consequences:
  - Delays in the design process
    - Increased design cost
    - Delays in time to market ⇒ missed market window


High cost of failed prototypes

- Bad design decisions taken under time pressure
  - Low quality, high cost products







- We have the system model (task graph) which has been validated by simulation.
- We decide on a certain μprocessor μp1, with cost 6.
- For each task the worst case execution time (WCET) when run on μp1 is estimated.




- We have the system model (task graph) which has been validated by simulation.
- We decide on a certain μprocessor μp1, with cost 6.
- For each task the worst case execution time (WCET) when run on μp1 is estimated.





- We have the system model (task graph) which has been validated by simulation.
- We decide on a certain μprocessor μp1, with cost 6.
- For each task the worst case execution time (WCET) when run on μp1 is estimated.

Task	WCET
T <sub>1</sub>	4
T <sub>2</sub>	6
T3	4
T <sub>4</sub>	7
T <sub>5</sub>	8
T <sub>6</sub>	12
T <sub>7</sub>	7
T <sub>8</sub>	10



#### We generate a schedule:

Time 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64

$T_1$	$T_2$	T <sub>4</sub>	T <sub>3</sub>	$T_5$	$T_6$	T <sub>7</sub>	T <sub>8</sub>

Task	WCET
$T_1$	4
T <sub>2</sub>	6
T <sub>3</sub>	4
T <sub>4</sub>	7
T <sub>5</sub>	8
T <sub>6</sub>	12
<b>T</b> 7	7
T <sub>8</sub>	10

# $\widehat{\mathsf{T}_6}$

**WCET** 

6

12

Task

 $T_1$ 

 $T_2$ 

 $T_3$ 

T<sub>4</sub>

T5

T<sub>6</sub>

# **Example**

#### We generate a schedule:

4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64  $T_6$ T7  $T_8$  $T_3$  $T_5$  $T_4$ 

Using the architecture with  $\mu$ processor  $\mu$ p1 we got a solution with:


Execution time: 58 > 42



Cost: 6 < 8



We have to try with another architecture!



We look after a  $\mu$ processor which is fast enough:  $\mu$ p2

We look after a  $\mu$ processor which is fast enough:  $\mu$ p2

For each task the WCET, when run on  $\mu$ p2, is estimated.

Task	WCET
$T_1$	2
T <sub>2</sub>	3
T <sub>3</sub>	2
T <sub>4</sub>	3
T <sub>5</sub>	4
T <sub>6</sub>	6
T <sub>7</sub>	3
T <sub>8</sub>	5

Task	WCET
$T_1$	2
T <sub>2</sub>	3
T <sub>3</sub>	2
T <sub>4</sub>	3
T <sub>5</sub>	4
T <sub>6</sub>	6
T <sub>7</sub>	3
T <sub>8</sub>	5

We look after a  $\mu$ processor which is fast enough:  $\mu$ p2

For each task the WCET, when run on  $\mu$ p2, is estimated.


Using the architecture with  $\mu$ processor  $\mu$ p2, after generating a schedule, we got a solution with:

□ Execution time: 28 < 42

□ Cost: 15 > 8



We have to try with another architecture!




We have to look for a multiprocessor solution

 $\Box$  In order to meet cost constraints try 2 cheap (and slow)  $\mu$ ps:

μ**p3: cost 3** 

μ**p4: cost 2** 

interconnection bus: cost 1



# $T_6$

Task	WCET				
Task	μр3	μр4			
T <sub>1</sub>	5	6			
T <sub>2</sub>	7	9			
T3	5	6			
T <sub>4</sub>	8	10			
T <sub>5</sub>	10	11			
T <sub>6</sub>	17	21			
T <sub>7</sub>	10	14			
T <sub>8</sub>	15	19			


# **Example**

We have to look for a multiprocessor solution

 $\Box$  In order to meet cost constraints try 2 cheap (and slow)  $\mu$ ps:

μ**p3: cost 3** μ**p4: cost 2** 

interconnection bus: cost 1



For each task the WCET, when run on  $\mu$ p3 and  $\mu$ p4, is estimated.

Task	WCET				
Task	μр3	μр4			
T <sub>1</sub>	5	6			
T <sub>2</sub>	7	9			
T3	5	6			
T <sub>4</sub>	8	10			
T <sub>5</sub>	10	11			
T <sub>6</sub>	17	21			
T <sub>7</sub>	10	14			
T <sub>8</sub>	15	19			

Now we have to *map* the tasks to processors:


If communicating tasks are mapped to different processors, they have to communicate over the bus.

Communication time has to be estimated; it depends on the amount of bits transferred between the tasks and on the speed of the bus.

#### **Estimated communication times:**

C<sub>1-2</sub>: 1

C<sub>4-8</sub>: 1



T<sub>6</sub>

T<sub>7</sub>

T<sub>8</sub>

17

10

15

21

14

19

# **Example**

μ**p3: T<sub>1</sub>, T<sub>3</sub>, T<sub>5</sub>, T<sub>6</sub>, T<sub>7</sub>, T<sub>8</sub>.** 

μ**p4: T<sub>2</sub>, T<sub>4</sub>.** 

#### **Estimated communication times:**

C<sub>1-2</sub>: 1

C<sub>4-8</sub>: 1

#### We generate a schedule:

Task	WC	EI	Time	0 2 4	6 8 1	0 12 14 16 18 2	0 22 24 26 28 30	32 34 36 38 4	0 42 44 46 4	48 50 52 54 56 58 60 62 64
Task	μр3	μp4	Time	T.	Т-	T <sub>2</sub>	T.	1	$T_{\sigma}$	To 1
T <sub>1</sub>	5	6	μр3	1]	13	15	16		1 //	18
T <sub>2</sub>	7	9	μρ4			$T_2$	<b>4</b>			
T3	5	6	bus		П		П			
T <sub>4</sub>	8	10		C	<b>L</b> 21-2		$C_{4-8}$			
T <sub>5</sub>	10	11					. 0			

# $\widehat{\mathsf{T}_6}$ $T_5$ $\mathsf{T}_{\mathsf{8}}$

**WCET** 

 $\mu$ p4

6

9

6

10

11

21

14

19

μр3

5

7

5

8

10

17

10

15

Task

 $T_1$ 

 $T_2$ 

 $T_3$ 

 $T_4$ 

T5

 $T_6$ 

T<sub>7</sub>

 $T_8$ 

# **Example**

μ**p3: T<sub>1</sub>, T<sub>3</sub>, T<sub>5</sub>, T<sub>6</sub>, T<sub>7</sub>, T<sub>8</sub>.** 

μ**p4**: **T**<sub>2</sub>, **T**<sub>4</sub>.

#### **Estimated communication times:**

C<sub>1-2</sub>: 1

C<sub>4-8</sub>: 1

#### We generate a schedule:

Time	0 2 4	6 8 10 12	14 16 18 20 2	2 24 26 28 30 32 3	34 36 38 40 42 44 46	48 50 52 54 56 58 60 62 64
μр3	$T_1$	T <sub>3</sub>	T <sub>5</sub>	T <sub>6</sub>	T <sub>7</sub>	T <sub>8</sub>
μр4		T <sub>2</sub>	T <sub>4</sub>			
bus						
	$C_1$	-2		$C_{4-8}$		

We have exceeded the allowed execution time (42)!

# $\widehat{\mathsf{T}_6}$ $\mathsf{T}_{\mathsf{8}}$

**WCET** 

 $\mu$ p4

6

9

6

10

11

21

14

19

μр3

5

7

5

8

10

17

10

15

Task

 $T_1$ 

 $T_2$ 

 $T_3$ 

 $T_4$ 

T5

 $T_6$ 

T<sub>7</sub>

 $T_8$ 

# **Example**

Try a new mapping;  $T_5$  to  $\mu$ p4, in order to increase parallelism.

Two new communications are introduced, with estimated times:

C<sub>3-5</sub>: 2

C<sub>5-7</sub>: 1

#### We generate a schedule:

Time	0 2 4	6 8 10 12 14	16 18 20 22 24	26 28 30 32	34 36 38 4	0 42 44 46 4	18 50 52 54 56 58 60 62 64
μр3	$T_1$	T <sub>3</sub>	T <sub>6</sub>			T <sub>7</sub>	T <sub>8</sub>
μр4		T <sub>2</sub>	T <sub>4</sub>	T <sub>5</sub>			
bus	Г	ι п		П	П		
	$C_1$	<sub>-2</sub> C <sub>3-5</sub>	C	4-8	C <sub>5-7</sub>		

The execution time is still 62, as before!

# $\widehat{\mathsf{T}_{\mathsf{6}}}$ Tg

 $T_6$ 

T<sub>7</sub>

 $T_8$ 

17

10

15

21

14

19

# **Example**

Try a new mapping;  $T_5$  to  $\mu$ p4, in order to increase parallelism. Two new communications are introduced, with estimated times:

C<sub>3-5</sub>: 2

C<sub>5-7</sub>: 1

#### There exists a better schedule!

Task	WC	CET	Time	0 2 4 6	8 10 12 14	16 18 20 22 2	4 26 28 30 3	32 34 36 38 40	42 44 46 48	50 52 54 56 58 60 62 64
Task	μр3	μр4	Time	$T_1$ $T_2$	<u>'a</u>	T <sub>C</sub>		Γ <sub>2</sub> Ι	T <sub>0</sub>	
$T_1$	5	6	μр3		3	16		1 /	18	
T <sub>2</sub>	7	9	μp4		$T_2$	T <sub>5</sub>	T	4		
T3	5	6	bus	П			П	П		
T <sub>4</sub>	8	10	Ous	$C_{1-2}$	$C_{3-5}$		C <sub>5-7</sub>	<b>ப</b> С <sub>4-8</sub>		
T <sub>5</sub>	10	11		1 2	3 3		5 /	10		

# $\widehat{\mathsf{T}_{\mathsf{6}}}$ T8<sup>°</sup>

# **Example**

Try a new mapping;  $T_5$  to  $\mu p4$ , in order to increase parallelism.

Two new communications are introduced, with estimated times:

C<sub>3-5</sub>: 2


C<sub>5-7</sub>: 1

#### There exists a better schedule!

Time	0 2 4 6 8 10 12 14 1	6 18 20 22 24 26 28 30 32	34 36 38 40 42 44 46 48 50	0 52 54 56 58 60 62 64
μр3	T <sub>1</sub> T <sub>3</sub>	T <sub>6</sub> T <sub>7</sub>	7 T8	
μр4	$T_2$	T <sub>5</sub> T <sub>4</sub>		
bus	ПП	П	П	
	$C_{1-2}$ $C_{3-5}$	C <sub>5-7</sub>	C <sub>4-8</sub>	

Execution time: 52 > 42

Cost: 6 < 8



15

μр3

5

**WCET** 

μp4


6

19


Task

 $T_1$ 

 $T_8$ 




Task	WCET				
Task	μрЗ	μр4			
T <sub>1</sub>	5	6			
T <sub>2</sub>	7	9			
T3	5	6			
T <sub>4</sub>	8	10			
T <sub>5</sub>	10	11			
T <sub>6</sub>	17	21			
T <sub>7</sub>	10	14			
T <sub>8</sub>	15	19			




#### Possible solutions:

 $\hfill\Box$  Change  $\mu\text{proc.}~\mu\text{p3}$  with faster one  $\Rightarrow$  cost limits exceeded




Task	WCET				
Task	μрЗ	μр4			
T <sub>1</sub>	5	6			
T <sub>2</sub>	7	9			
T <sub>3</sub>	5	6			
T <sub>4</sub>	8	10			
T <sub>5</sub>	10	11			
T <sub>6</sub>	17	21			
T <sub>7</sub>	10	14			
T <sub>8</sub>	15	19			




- Possible solutions:
  - $\hfill\Box$  Change  $\mu\text{proc.}\ \mu\text{p3}$  with faster one  $\Rightarrow$  cost limits exceed
  - □ Implement part of the functionality in hardware as an ASIC

Cost of ASIC: 1



Task	WCET				
Task	μр3	μр4			
$T_1$	5	6			
T <sub>2</sub>	7	9			
T <sub>3</sub>	5	6			
T <sub>4</sub>	8	10			
T <sub>5</sub>	10	11			
T <sub>6</sub>	17	21			
T <sub>7</sub>	10	14			
T <sub>8</sub>	15	19			



- Possible solutions:
  - $\square$  Change  $\mu$ proc.  $\mu$ p3 with faster one  $\Rightarrow$  cost limits exceed
  - □ Implement part of the functionality in hardware as an ASIC
- New architecture

Cost of ASIC: 1


Mapping

μ**p3**: **T**<sub>1</sub>, **T**<sub>3</sub>, **T**<sub>6</sub>, **T**<sub>7</sub>.


μ**p4**: **T**<sub>2</sub>, **T**<sub>4</sub>, **T**<sub>5</sub>.

**ASIC:** T<sub>8</sub> with estimated WCET= 3

□ New communication, with estimated time:
 C<sub>7-8</sub>: 1



Task	WCET					
Task	μр3	μр4				
T <sub>1</sub>	5	6				
T <sub>2</sub>	7	9				
T <sub>3</sub>	5	6				
T <sub>4</sub>	8	10				
T <sub>5</sub>	10	11				
T <sub>6</sub>	17	21				
T <sub>7</sub>	10	14				
T <sub>8</sub>	15	19				



Mapping


μ**p3**: **T**<sub>1</sub>, **T**<sub>3</sub>, **T**<sub>6</sub>, **T**<sub>7</sub>.

μ**p4**: **T**<sub>2</sub>, **T**<sub>4</sub>, **T**<sub>5</sub>.


**ASIC:** T<sub>8</sub> with estimated WCET= 3

□ New communication, with estimated time:C<sub>7-8</sub>: 1

Time	0 2 4 6 8 10 12 1	4 16 18 20 22 24 26 28	30 32 34 36 38 40 42 44 46 4	18 50 52 54 56 58 60 62 64
μр3	T <sub>1</sub> T <sub>3</sub>	T <sub>6</sub>	T <sub>7</sub>	
μp4	$T_2$	T <sub>5</sub>	T <sub>4</sub>	
ASIC			T <sub>8</sub>	
bus				
	$C_{1-2}$ $C_{3-5}$	$C_{5-7}$	$C_{4-8} C_{7-8}$	51 of 63



Task	WCET					
Task	μр3	μр4				
T <sub>1</sub>	5	6				
T <sub>2</sub>	7	9				
T <sub>3</sub>	5	6				
T <sub>4</sub>	8	10				
T <sub>5</sub>	10	11				
T <sub>6</sub>	17	21				
T <sub>7</sub>	10	14				
T <sub>8</sub>	15	19				



Using this architecture we got a solution with:

□ Execution time: 41 < 42

□ Cost: 7 < 8

Time	0 2 4	6 8	10 12 14	16 18 20 22 2	24 26 2	28 30 32 3	4 36 38	3 40 42	44 46	48 50	52 54	56 58	60 62 64
μр3	$T_1$	T3		T <sub>6</sub>		T <sub>7</sub>							
μр4			T <sub>2</sub>	T <sub>5</sub>		T <sub>4</sub>							
ASIC								T <sub>8</sub>					
bus													
	C	1-2	$C_{3-5}$		$C_{5-7}$	7	$C_{4-8}$ C	7-8				52	of 63

#### What did we achieve?

- □ We have selected an architecture.
- □ We have mapped tasks to the processors and ASIC.
- □ We have elaborated a a schedule.

#### What did we achieve?

- □ We have selected an architecture.
- We have mapped tasks to the processors and ASIC.
- □ We have elaborated a a schedule.

**Extremely important!!!** 

Nothing has been built yet.

All decisions are based on simulation and estimation.

#### What did we achieve?


- We have selected an architecture.
- We have mapped tasks to the processors and ASIC.
- □ We have elaborated a a schedule.

**Extremely important!!!** 


Nothing has been built yet.

All decisions are based on simulation and estimation.

 Now we can go and do the software and hardware implementation, with a high degree of confidence that we get a correct prototype.



What is the essential difference compared to the "traditional" design flow?



What is the essential difference compared to the "traditional" design flow?

☐ The inner loop which is performed before the hardware/software implementation.

This loop is performed several times as part of the <u>design</u> <u>space exploration</u>. Different architectures, mappings and schedules are explored, <u>before the actual implementation</u> and prototyping.

 We get highly optimized good quality solutions in short time.
 We have a good chance that the outer loop, including prototyping, is not repeated.


#### The Design Flow

#### Formal verification


It is impossible to do an exhaustive verification by simulation!
 Especially for safety critical systems formal verification is needed.

#### Hardware/Software codesign

- During the mapping/scheduling step we also decide what is going to be executed on a programmable processor (software) and what is going into hardware (ASIC, FPGA).
- During the implementation phase, hardware and software components have to be developed in a coordinated way, keeping care of their consistency (hardware/software cosimulation)



#### **System Level Design Flow**




This is what we are interested in, in this course!

#### **Course Topics at a Glance**

- Introduction: Embedded Systems and Their Design (just finished!)
- Models of Computation and Specification Languages
  - Dataflow Models, Petri Nets, Discrete Event Models,
     Synchronous Finite State Machines & Synchronous Languages,
     Globally Asynchronous Locally Synchronous Systems,
     Timed Automata, Hybrid Automata.
- Architectures and Platforms for Embedded Systems Design
  - General Purpose vs. Application Specific Architectures,
     Component and Platform-based Design, Reconfigurable
     Systems, Functionality Mapping.
- Real-Time Embedded Systems
- System-Level Power/Energy Optimization


### Lab Assignment 1

Modeling and simulation with System C



### Lab Assignment 2

Formal verification with UPPAAL (TDTS07 only)



### Lab Assignment 3

Design space exploration with an MPARM simulator.

