# ARCHITECTURES FOR PARALLEL COMPUTATION

- 1. Why Parallel Computation
- 2. Parallel Programs
- 3. A Classification of Computer Architectures
- 4. Performance of Parallel Architectures
- 5. The Interconnection Network
- **6. SIMD Computers: Array Processors**
- 7. MIMD Computers
- 9. Multicore Architectures
- 10. Multithreading
- 11. General Purpose Graphic Processing Units
- 12. Vector Processors
- 13. Multimedia Extensions to Microprocessors

# The Need for High Performance

Two main factors contribute to high performance of modern processors:

- Fast circuit technology
- **□** Architectural features:
  - large caches
  - multiple fast buses
  - pipelining
  - superscalar architectures (multiple functional units)

Datorarkitektur Fö 11-12 2 of 81

# The Need for High Performance

#### Two main factors contribute to high performance of modern processors:

- Fast circuit technology
- Architectural features:
  - large caches
  - multiple fast buses
  - pipelining
  - superscalar architectures (multiple functional units)

#### **However**

- □ Computers running with a single CPU, often are not able to meet performance needs in certain areas:
  - Fluid flow analysis and aerodynamics;
  - Simulation of large complex systems, for example in physics, economy, biology, technic;
  - Computer aided design;
  - Multimedia.

Datorarkitektur Fö 11-12 3 of 81

# **A Solution: Parallel Computers**


 One solution to the need for high performance: architectures in which several CPUs are running in order to solve a certain application.

- Such computers have been organized in different ways. Some key features:
  - number and complexity of individual CPUs
  - availability of common (shared memory)
  - interconnection topology
  - performance of interconnection network
  - □ I/O devices

To efficiently use parallel computers you need to write parallel programs.


Datorarkitektur Fö 11-12 4 of 81

#### **Parallel sorting**



Datorarkitektur Fö 11-12 5 of 81

#### **Parallel sorting**



```
var t: array [1..1000] of integer;
procedure sort (i, j:integer);
   -- sort elements between t[i] and t[j] --
end sort;
procedure merge;
   - - merge the four sub-arrays - -
end merge;
begin
   cobegin
      sort (1,250) |
      sort (251,500)
      sort (501,750)
      sort (751,1000)
   coend;
   merge;
end:
```

### **Matrix addition:**

$a_{11} \ a_{12} \cdots a_{1m}$ $a_{21} \ a_{22} \cdots a_{2m}$ $a_{31} \ a_{32} \cdots a_{3m}$	+	$b_{11} \ b_{12} \cdots b_{1m} \\ b_{21} \ b_{22} \cdots b_{2m} \\ b_{31} \ b_{32} \cdots b_{3m}$	$\begin{array}{cccc} c_{11} & c_{12} & \cdots & c_{1m} \\ c_{21} & c_{22} & \cdots & c_{2m} \\ c_{31} & c_{32} & \cdots & c_{3m} \end{array}$
$a_{n1} a_{n2} \cdots a_{nm}$		$b_{n1} b_{n2} \cdots b_{nm}$	$c_{n1} c_{n2} \cdots c_{nm}$

#### **Matrix addition:**

```
 \begin{vmatrix} a_{11} & a_{12} & \cdots & a_{1m} \\ a_{21} & a_{22} & \cdots & a_{2m} \\ a_{31} & a_{32} & \cdots & a_{3m} \\ \vdots & \vdots & \vdots & \vdots \\ a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} + \begin{vmatrix} b_{11} & b_{12} & \cdots & b_{1m} \\ b_{21} & b_{22} & \cdots & b_{2m} \\ b_{31} & b_{32} & \cdots & b_{3m} \\ \vdots & \vdots & \vdots & \vdots \\ b_{n1} & b_{n2} & \cdots & b_{nm} \end{vmatrix} = \begin{vmatrix} c_{11} & c_{12} & \cdots & c_{1m} \\ c_{21} & c_{22} & \cdots & c_{2m} \\ c_{31} & c_{32} & \cdots & c_{3m} \\ \vdots & \vdots & \vdots & \vdots \\ c_{n1} & c_{n2} & \cdots & c_{nm} \end{vmatrix}
```

#### **Sequential version:**

```
var a: array [1..n, 1..m] of integer;
     b: array [1..n, 1..m] of integer;
     c: array [1..n, 1..m] of integer;
     i: integer
begin
   for i:=1 to n do
      for j:= 1 to m do
          c[i,i]:=a[i,i] + b[i,i];
      end for
   end for
end:
```

#### **Matrix addition:**

```
\begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & b_{n2} & \cdots & b_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix}
```

#### **Sequential version:**

```
var a: array [1..n, 1..m] of integer;
     b: array [1..n, 1..m] of integer;
     c: array [1..n, 1..m] of integer;
     i: integer
begin
   for i:=1 to n do
      for j:= 1 to m do
          c[i,j]:=a[i,j] + b[i,j];
      end for
   end for
```

#### end: Datorarkitektur Fö 11-12

### **Parallel version:**

```
b: array [1..n, 1..m] of integer;
     c: array [1..n, 1..m] of integer;
     i: integer
procedure add vector(n In: integer);
   var j: integer
begin
   for j:=1 to m do
      c[n_ln, j]:=a[n_ln, j] + b[n_ln, j];
   end for
end add vector;
begin
   cobegin for i:=1 to n do
      add vector(i);
   coend;
end:
```

#### **Matrix addition:**

```
\begin{vmatrix} a_{11} & a_{12} & \cdots & a_{1m} \\ a_{21} & a_{22} & \cdots & a_{2m} \\ a_{31} & a_{32} & \cdots & a_{3m} \end{vmatrix} + \begin{vmatrix} b_{11} & b_{12} & \cdots & b_{1m} \\ b_{21} & b_{22} & \cdots & b_{2m} \\ b_{31} & b_{32} & \cdots & b_{3m} \end{vmatrix} = \begin{vmatrix} c_{11} & c_{12} & \cdots & c_{1m} \\ c_{21} & c_{22} & \cdots & c_{2m} \\ c_{31} & c_{32} & \cdots & c_{3m} \end{vmatrix}
  \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & b_{n2} & \cdots & b_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} \begin{vmatrix} a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix}
```

#### **Vector computation version 1:**

```
var a: array [1..n, 1..m] of integer;
     b: array [1..n, 1..m] of integer;
     c: array [1..n, 1..m] of integer;
     i: integer
begin
   for i:=1 to n do
      c[i,1:m]:=a[i,1:m] + b[i,1:m];
   end for;
end:
```

### **Parallel version:**

```
b: array [1..n, 1..m] of integer;
     c: array [1..n, 1..m] of integer;
     i: integer
procedure add_vector(n_In: integer);
   var j: integer
begin
   for j:=1 to m do
      c[n ln, j] := a[n ln, j] + b[n ln, j];
   end for
end add vector;
begin
   cobegin for i:=1 to n do
      add vector(i);
   coend;
end:
```

#### **Matrix addition:**

```
\begin{vmatrix} a_{11} & a_{12} & \cdots & a_{1m} \\ a_{21} & a_{22} & \cdots & a_{2m} \\ a_{31} & a_{32} & \cdots & a_{3m} \\ \vdots & \vdots & \vdots & \vdots \\ a_{n1} & a_{n2} & \cdots & a_{nm} \end{vmatrix} + \begin{vmatrix} b_{11} & b_{12} & \cdots & b_{1m} \\ b_{21} & b_{22} & \cdots & b_{2m} \\ b_{31} & b_{32} & \cdots & b_{3m} \\ \vdots & \vdots & \vdots & \vdots \\ b_{n1} & b_{n2} & \cdots & b_{nm} \end{vmatrix} = \begin{vmatrix} c_{11} & c_{12} & \cdots & c_{1m} \\ c_{21} & c_{22} & \cdots & c_{2m} \\ c_{31} & c_{32} & \cdots & c_{3m} \\ \vdots & \vdots & \vdots & \vdots \\ c_{n1} & c_{n2} & \cdots & c_{nm} \end{vmatrix}
```

#### **Vector computation version 1**:

```
var a: array [1..n, 1..m] of integer;
    b: array [1..n, 1..m] of integer;
    c: array [1..n, 1..m] of integer;
    i: integer

begin

for i:=1 to n do
    c[i,1:m]:=a[i,1:m] +b [i,1:m];
end for;
------
end:
```

#### **Vector computation version 2:**


```
var a: array [1..n, 1..m] of integer;
    b: array [1..n, 1..m] of integer;
    c: array [1..n, 1..m] of integer;

begin


c[1:n,1:m]:=a[1:n,1:m]+b[1:n,1:m];

end;
```


### **Pipeline model computation:**



### **Pipeline model computation:**




#### **Pipeline model computation:**



```
channel ch:real;
cobegin
   var x: real;
   while true do
      read(x);
      send(ch, 45+log(x));
   end while
   var v: real;
   while true do
      receive(ch, v);
      write(5 * sqrt(v));
   end while
coend;
```


Flynn's classification is based on the nature of the <u>instruction flow</u> executed by the computer and that of the <u>data flow</u> on which the instructions operate.

Single Instruction stream, Single Data stream (SISD)




Single Instruction stream, Multiple Data stream (SIMD)

**SIMD** with shared memory




Single Instruction stream, Multiple Data stream (SIMD)




Multiple Instruction stream, Multiple Data stream (MIMD)

**MIMD** with shared memory



Multiple Instruction stream, Multiple Data stream (MIMD)

MIMD with *no* shared memory



### **Performance of Parallel Architectures**

#### **Important questions**:

- How fast runs a parallel computer at its maximal potential?
- How fast execution can we expect from a parallel computer for a concrete application?
- How do we measure the performance of a parallel computer and the performance improvement we get by using such a computer?

Datorarkitektur Fö 11-12 21 of 81

### **Performance Metrics**

 Peak rate: the maximal computation rate that can be theoretically achieved when all modules are fully utilized.

The peak rate is of no practical significance for the user. It is mostly used by vendor companies for marketing of their computers.

Datorarkitektur Fö 11-12 22 of 81

### **Performance Metrics**

Peak rate: the maximal computation rate that can be theoretically achieved when all modules are fully utilized.

The peak rate is of no practical significance for the user. It is mostly used by vendor companies for marketing of their computers.

 Speedup: measures the gain we get by using a certain parallel computer to run a given parallel program in order to solve a specific problem.

$$S = \frac{T_S}{T_P}$$

T<sub>S</sub>: execution time needed with the best sequential algorithm;

T<sub>P</sub>: execution time needed with the parallel algorithm.

### **Performance Metrics**

Efficiency: this metric relates the speedup to the number of processors used; by this it provides a measure of the efficiency with which the processors are used.

$$E = \frac{S}{p}$$

S: speedup;

p: number of processors.

For the ideal situation, *in theory*:

$$S = \frac{T_S}{\frac{T_S}{p}} = p$$
 ; which means  $E = 1$ 

**Practically** the ideal efficiency of 1 can not be achieved!

Datorarkitektur Fö 11-12 24 of 81

### Amdahl's Law

■ Consider f to be the ratio of computations that, according to the algorithm, have to be executed sequentially ( $0 \le f \le 1$ ); p is the number of processors;

$$T_P = f \times T_S + \frac{(1-f) \times T_S}{p}$$

$$S = \frac{T_S}{f \times T_S + (1 - f) \times \frac{T_S}{p}} = \frac{1}{f + \frac{(1 - f)}{p}}$$


Datorarkitektur Fö 11-12 25 of 81

### **Amdahl's Law**

■ Consider f to be the ratio of computations that, according to the algorithm, have to be executed sequentially ( $0 \le f \le 1$ ); p is the number of processors;

$$T_P = f \times T_S + \frac{(1-f) \times T_S}{p}$$

$$S = \frac{T_S}{f \times T_S + (1 - f) \times \frac{T_S}{p}} = \frac{1}{f + \frac{(1 - f)}{p}}$$



Datorarkitektur Fö 11-12 26 of 81

### Amdahl's Law

6

<u>Amdahl's law</u>: even a little ratio of sequential computation imposes a certain limit to speedup; a higher speedup than 1/f can not be achieved, regardless the number of processors.

$$E = \frac{S}{P} = \frac{1}{f \times (p-1) + 1}$$



To efficiently exploit a high number of processors, *f* must be small (the algorithm has to be highly parallel).

Datorarkitektur Fö 11-12 27 of 81

# Other Aspects which Limit the Speedup

- Beside the intrinsic sequentiality of some parts of an algorithm there are also other factors that limit the achievable speedup:
  - communication cost
  - load balancing of processors
  - costs of creating and scheduling processes
  - □ I/O operations


■ There are many algorithms with a high degree of parallelism; for such algorithms the value of *f* is very small and can be ignored. These algorithms are suited for massively parallel systems; in such cases the other limiting factors, like the cost of communications, become critical.

Datorarkitektur Fö 11-12 28 of 81

- The interconnection network (IN) is a key component of the architecture. It has a decisive influence on the overall performance and cost.
- The traffic in the IN consists of data transfer and transfer of commands and requests.
- The key parameters of the IN are
  - total bandwidth: transferred bits/second
  - □ cost

Datorarkitektur Fö 11-12 29 of 81


#### **Single Bus**



- Single bus networks are simple and cheap.
- One single communication allowed at a time; bandwidth shared by all nodes.
- Performance is relatively poor.
- In order to keep performance, the number of nodes is limited (16 20).

Datorarkitektur Fö 11-12 30 of 81


#### **Completely connected network**



- Each node is connected to every other one.
- Communications can be performed in parallel between any pair of nodes.
- Both performance and cost are high.
- Cost increases rapidly with number of nodes.

Datorarkitektur Fö 11-12 31 of 81

#### **Crossbar network**




- The crossbar is a *dynamic network*: the interconnection topology can be modified by positioning of switches.
- The crossbar network is completely connected: any node can be directly connected to any other.
- Fewer interconnections are needed than for the static completely connected network; however, a large number of switches is needed.

Several communications can be performed in parallel.

Datorarkitektur Fö 11-12 32 of 81

#### **Mesh network**




- Mesh networks are cheaper than completely connected ones and provide relatively good performance.
- In order to transmit an information between certain nodes, routing through intermediate nodes is needed (max. 2\*(n-1) intermediates for an n\*n mesh).
- It is possible to provide wraparound connections: between nodes 1 and 13, 2 and 14, etc.

Three dimensional meshes have been also implemented.

Datorarkitektur Fö 11-12 33 of 81


#### **Hypercube network**



- 2<sup>n</sup> nodes are arranged in an *n*-dimensional cube. Each node is connected to *n* neighbours.
- In order to transmit an information between certain nodes, routing through intermediate nodes is needed (maximum n intermediates).

Datorarkitektur Fö 11-12 34 of 81

# **SIMD Computers**




- SIMD computers are usually called <u>array processors</u>.
- PU's are very simple: an ALU which executes the instruction broadcast by the CU, a few registers, and some local memory.
- The first SIMD computer: ILLIAC IV (1970s), 64 relatively powerful processors (mesh connection, see above).
- Newer SIMD computer: CM-2 (Connection Machine, by Thinking Machines Corporation, 65 536 very simple processors (connected as hypercube).
- Array processors are specialized for numerical problems formulated as matrix or vector calculations. Each PU computes one element of the result.

Datorarkitektur Fö 11-12 35 of 81

# **MIMD** computers

#### MIMD with shared memory




- Communication between processors is through shared memory. One processor can change the value in a location and the other processors can read the new value.
- With many processors, memory contention seriously degrades performance ⇒ such architectures don't support a high number of processors.

Datorarkitektur Fö 11-12 36 of 81

# MIMD computers

#### MIMD with shared memory




- Classical parallel mainframe computers (1970-1980-1990):
  - **□ IBM 370/390 Series**
  - □ CRAY X-MP, CRAY Y-MP, CRAY 3
- Modern multicore chips:
  - □ Intel Core Duo, i5, i7; Arm MPC

- Communication between processors is through shared memory. One processor can change the value in a location and the other processors can read the new value.
- With many processors, memory contention seriously degrades performance ⇒ such architectures don't support a high number of processors.

Datorarkitektur Fö 11-12 37 of 81

# **MIMD** computers

#### MIMD with no shared memory



- Communication between processors is only by passing messages over the interconnection network.
- There is no competition of the processors for the shared memory ⇒ the number of processors is not limited by memory contention.
- The speed of the interconnection network is an important parameter for the overall performance.

Modern large parallel computers do not have a system-wide shared memory.

Datorarkitektur Fö 11-12 38 of 81

# Muticore Architectures The Parallel Computer in Your Pocket

#### Multicore chips:

Several processors on the same chip.



A parallel computer on a chip.

- This is the only way to increase chip performance without excessive increase in power consumption:
  - Instead of increasing processor frequency, use several processors and run each at lower frequency.


#### **Examples**:

- □ Intel x86 Multicore architectures
  - Intel Core Duo
  - Intel Core i7
- □ ARM11 MPCore

Datorarkitektur Fö 11-12 39 of 81

# **Intel Core Duo**


#### Composed of two Intel Core superscalar processors



Datorarkitektur Fö 11-12 40 of 81


## **Intel Core i7**

#### Contains four *Nehalem* processors.



Datorarkitektur Fö 11-12 Main Memory 41 of 81


# **ARM11 MPCore**



Datorarkitektur Fö 11-12 42 of 81

# Multithreading

- A running program:
  - □ one or several *processes*; each process:
    - one or several threads



□ *thread*: a piece of sequential code executed in parallel with other threads.

Datorarkitektur Fö 11-12 43 of 81

# Multithreading

- Several threads can be active simultaneously on the same processor.
  - □ Typically, the Operating System is scheduling threads on the processor.
  - □ The OS is switching between threads so that one thread is active (running) on a processor at a time.

 Switching between threads implies saving/restoring the Program Counter, Registers, Status flags, etc.



Switching overhead is considerable!

Datorarkitektur Fö 11-12 44 of 81

# **Hardware Multithreading**

- Multithreaded processors provide hardware support for executing multithreaded code:
  - separate program counter & register set for individual threads;
  - instruction fetching on thread basis;
  - hardware supported context switching.



- Efficient execution of multithread software.
- Efficient utilisation of processor resources.

Datorarkitektur Fö 11-12 45 of 81

# **Hardware Multithreading**

- Multithreaded processors provide hardware support for executing multithreaded code:
  - separate program counter & register set for individual threads;
  - instruction fetching on thread basis;
  - hardware supported context switching.



- Efficient execution of multithread software.
- Efficient utilisation of processor resources.
- By handling several threads:
  - ☐ There is greater chance to find instructions to execute in parallel on the available resources.
  - When one thread is blocked, due to e.g. memory access or data dependencies, instructions from another thread can be executed.
- Multithreading can be implemented on both scalar and superscalar processors.

Datorarkitektur Fö 11-12 46 of 81

#### Interleaved multithreading:

The processor switches from one thread to another at each clock cycle; if any thread is blocked due to dependency or memory latency, it is skipped and an instruction from a ready thread is executed.

Datorarkitektur Fö 11-12 47 of 81

#### Interleaved multithreading:

The processor switches from one thread to another at each clock cycle; if any thread is blocked due to dependency or memory latency, it is skipped and an instruction from a ready thread is executed.

#### Blocked multithreading:

Instructions of the same thread are executed until the thread is blocked; blocking of a thread triggers a switch to another thread ready to execute.

Datorarkitektur Fö 11-12 48 of 81

#### Interleaved multithreading:

The processor switches from one thread to another at each clock cycle; if any thread is blocked due to dependency or memory latency, it is skipped and an instruction from a ready thread is executed.

#### Blocked multithreading:

Instructions of the same thread are executed until the thread is blocked; blocking of a thread triggers a switch to another thread ready to execute.

Interleaved and blocked multithreading can be applied to both scalar and superscalar processors. When applied to superscalars, several instructions are issued simultaneously. However, all instructions issued during a cycle have to be from the same thread.

Datorarkitektur Fö 11-12 49 of 81

#### Interleaved multithreading:

The processor switches from one thread to another at each clock cycle; if any thread is blocked due to dependency or memory latency, it is skipped and an instruction from a ready thread is executed.

#### Blocked multithreading:

Instructions of the same thread are executed until the thread is blocked; blocking of a thread triggers a switch to another thread ready to execute.

Interleaved and blocked multithreading can be applied to both scalar and superscalar processors. When applied to superscalars, several instructions are issued simultaneously. However, all instructions issued during a cycle have to be from the same thread.

#### Simultaneous multithreading (SMT):


Applies only to superscalar processors.

Several instructions are fetched during a cycle and they can belong to different threads.

Datorarkitektur Fö 11-12 50 of 81

**Scalar (non-superscalar) processors** 


#### no multithreading



Datorarkitektur Fö 11-12 51 of 81

**Scalar (non-superscalar) processors** 

#### no multithreading



interleaved multithreading




Datorarkitektur Fö 11-12

52 of 81

Scalar (non-superscalar) processors

#### no multithreading




В

interleaved multithreading




A B C D B C D


#### **Superscalar processors**



Datorarkitektur Fö 11-12 54 of 81

#### **Superscalar processors**






Datorarkitektur Fö 11-12 55 of 81


#### **Superscalar processors**





X

#### blocked multithreading XYZV



X	X				
X		X	X		
Y	Y		Y	Y	
Y	Y	Y			
Y	Y				
Z	Z	Z	Z	Z	Z
Z		Z			
V	V		V	٧	

# interleaved multithreading



		1 1	•	•	
X	X				
Y	Y		Y	Y	
Z	Z				Z
Λ	V		V	V	
X	X	X	X	X	X
Υ	Y				
Z	Z	Z	Z		
X	X		X	X	X
	Y Z V X Y Z	Y Y Z Z V V V X X X Y Y Z Z	V V X X X Y Y Z Z Z	Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y X X X X	Y Y

Datorarkitektur Fö 11-12 56 of 81

#### **Superscalar processors**

#### no multithreading



# blocked multithreading



, , , ,						
	X					
X		X	X			
Y	Y		Y	Y		
Y	Y	Y				
Y	Y					
Z	Z	Z	Z	Z	Z	
Z		Z				
V	V		V	V		

# X

## interleaved multithreading



		' '	' '	`	
X	X				
Y	Y		Y	Y	
Z	Z				Z
	V		_	V	
X	X	X	X	X	X
Y	Y				
Z	Z	Z	Z		
X	X		X	X	X

#### simultaneous multithreading



X					
Z	Z	X	V	V	
X	X	X	Y	Y	X
	Z				
V	V	X	X	Z	Z
Y	Y	٧	٧	٧	С
	X				
Z	Z		Y	V	V

Are multithreaded processors parallel computers?

Datorarkitektur Fö 11-12 58 of 81

Are multithreaded processors parallel computers?

- Yes:
  - they execute parallel threads;
  - certain sections of the processor are available in several copies (e.g. program counter, instruction registers + other registers);
  - □ the processor appears to the operating system as several processors.

Datorarkitektur Fö 11-12 59 of 81

Are multithreaded processors parallel computers?

#### Yes:

- they execute parallel threads;
- certain sections of the processor are available in several copies (e.g. program counter, instruction registers + other registers);
- □ the processor appears to the operating system as several processors.

#### ■ No:

only certain sections of the processor are available in several copies but we do not have several processors; the execution resources (e.g. functional units) are common.

In fact, a single physical processor appears as multiple logical processors to the operating system.

Datorarkitektur Fö 11-12 60 of 81

IBM Power5. Power6: simultaneous multithreading; two threads/core; both power5 and power6 are dual core chips. Intel Montecito (Itanium 2 family): blocked multithreading (called by Intel temporal multithreading); two threads/core; Itanium 2 processors are dual core. **Intel Pentium 4, Nehalem** Pentium 4 was the first Intel processor to implement multithreading; simultaneous multithreading (called by Intel *Hyperthreading*); two threads/core (8 simultaneous threads per quad core);

Datorarkitektur Fö 11-12 61 of 81

# **General Purpose GPUs**


The first GPUs (graphic processing units) were non-programmable
 3D-graphic accelerators.

Today's GPUs are highly programmable and efficient.

 NVIDIA, AMD, etc. have introduced high performance GPUs that can be used for general purpose high performance computing: general purpose graphic processing units (GPGPUs).


GPGPUs are multicore, multithreaded processors which also include SIMD capabilities.

Datorarkitektur Fö 11-12 62 of 81




- The NVIDIA Tesla (GeForce 8800) architecture:
  - 8 independent processing units (texture processor clusters - TPCs);
  - each TPC consists of 2 streaming multiprocessors (SMs);
  - each SM consists of 8 streaming processors (SPs).

Datorarkitektur Fö 11-12 63 of 81



Datorarkitektur Fö 11-12 64 of 81


- Each SM consists of:
  - □ 8 streaming processors (SPs);
  - multithreaded instruction fetch and issue unit (MT issue);
  - □ cache and shared memory;
  - □ two Special Function Units (SFUs); each SFU also includes 4 floating point multipliers.
- Each SM is a multithreaded processor; it executes up to 768 concurrent threads.
- The SM architecture is based on a combination of SIMD and multithreading - <u>single instruction</u> <u>multiple thread (SIMT)</u>:
  - □ a *warp* consist of 32 parallel threads;
  - □ each SM manages a group of 24 warps at a time (768 threads, in total);



Datorarkitektur Fö 11-12 65 of 81

 At each instruction issue the SM selects a ready warp for execution.

- Individual threads belonging to the active warp are mapped for execution on the SP cores.
- The 32 threads of the same warp execute code starting from the same address.
- Once a warp has been selected for execution by the SM, all threads execute the same instruction at a time; some threads can stay idle (due to branching).
- The SP (streaming processor) is the primary processing unit of an SM. It performs:
  - □ floating point add, multiply, multiply-add;
  - □ integer arithmetic, comparison, conversion.



Datorarkitektur Fö 11-12 66 of 81

- GPGPUS are optimised for throughput:
  - each thread may take longer time to execute but there are hundreds of threads active;
  - large amount of activity in parallel and large amount of data produced at the same time.
- Common CPU based parallel computers are primarily optimised for latency:
  - each thread runs as fast as possible, but only a limited amount of threads are active.
- Throughput oriented applications for GPGPUs:
  - extensive data parallelism: thousands of computations on independent data elements;
  - □ limited process-level parallelism: large groups of threads run the same program; not so many different groups that run different programs.
  - latency tolerant; the primary goal is the amount of work completed.

Datorarkitektur Fö 11-12 67 of 81

# **Vector Processors**

 Vector processors include in their instruction set, beside scalar instructions, also instructions operating on vectors.

 Array processors (SIMD) computers can operate on vectors by executing simultaneously the same instruction on pairs of vector elements; each instruction is executed by a separate processing element.

 Several computer architectures have implemented vector operations using the parallelism provided by pipelined functional units. Such architectures are called vector processors.


Datorarkitektur Fö 11-12 68 of 81

# **Vector Processors**

- Strictly speaking, vector processors are not parallel processors, although they behave like SIMD computers. There are not several CPUs in a vector processor, running in parallel. They are SISD processors which have implemented vector instructions executed on pipelined functional units.
- Vector computers usually have vector registers which can store each 64 up to 128 words.
- Vector instructions:
  - load vector from memory into vector register
  - store vector into memory
  - arithmetic and logic operations between vectors
  - operations between vectors and scalars
  - ⊓ etc.
- The programmers is allowed to use operations on vectors; the compiler translates these instructions into vector instructions at machine level.


Datorarkitektur Fö 11-12 69 of 81

# **Vector Processors**



Datorarkitektur Fö 11-12 70 of 81

# **Vector Unit**



- A vector unit consists of:
  - □ pipelined functional units
  - **□** vector registers
- Vector registers:
  - □ *n* general purpose vector registers  $R_i$ ,  $0 \le i \le n$ -1, each of length s;
  - □ vector length register VL: stores the length  $I(0 \le I \le s)$ of the currently processed vectors;
  - □ mask register M; stores a set of I bits, interpreted as boolean values; vector instructions can be executed in masked mode: vector register elements corresponding to a false value in M, are ignored.

## **Vector Instructions**

#### **LOAD-STORE instructions**:

```
R \leftarrow A(x1:x2:incr) load A(x1:x2:incr) \leftarrow R store
```

```
R \leftarrow MASKED(A) masked load A \leftarrow MASKED(R) masked store
```

```
R \leftarrow INDIRECT(A(X)) indirect load A(X) \leftarrow INDIRECT(R) indirect store
```

#### **Arithmetic - logic**

```
R \leftarrow R' b\_op R''

R \leftarrow S b\_op R'

R \leftarrow u\_op R'

M \leftarrow R rel\_op R'

WHERE(M) R \leftarrow R' b\_op R''
```

Datorarkitektur Fö 11-12 72 of 81

## **Vector Instructions**

#### **LOAD-STORE instructions:**

 $R \leftarrow A(x1:x2:incr)$  load  $A(x1:x2:incr) \leftarrow R$  store

R ← MASKED(A) masked load A ← MASKED(R) masked store

 $R \leftarrow INDIRECT(A(X))$  indirect load  $A(X) \leftarrow INDIRECT(R)$  indirect store

#### **Arithmetic - logic**

 $R \leftarrow R' b_{op} R"$ 

 $R \leftarrow S b_{op} R'$ 

 $R \leftarrow u\_op R'$ 

 $M \leftarrow R rel_{op} R'$ 

WHERE(M)  $R \leftarrow R' b_{op} R''$ 

#### **Chaining**

**R2** ← **R0** + **R1** 

R3 ← R2 \* R4

Execution of the vector multiplication has not to wait until the vector addition has terminated; as elements of the sum are generated by the addition pipeline they enter the multiplication pipeline;



addition and multiplication are performed (partially) in parallel.

## **Vector Instructions**

In a language with vector computation instructions:

```
if T[1..50] > 0 then T[1..50] := T[1..50] + 1;
```

A compiler for a vector computer generates something like:

```
R0 \leftarrow T(0:49:1)
VL \leftarrow 50
M \leftarrow R0 > 0
WHERE(M) R0 \leftarrow R0 + 1
T(0:49:1) \leftarrow R0
```

Datorarkitektur Fö 11-12 74 of 81

 Video and audio applications very often deal with large arrays of small data types (8 or 16 bits).

Such applications exhibit a large potential of SIMD (vector) parallelism.



General purpose microprocessors have been equipped with special instructions to exploit this potential of parallelism.

■ The specialised multimedia instructions perform vector computations on bytes, half-words, or words.

Datorarkitektur Fö 11-12

Several vendors have extended the instruction set of their processors in order to improve performance with multimedia applications:

- MMX for Intel x86 family
- □ VIS for UltraSparc
- MDMX for MIPS
- MAX-2 for Hewlett-Packard PA-RISC
- □ NEON for ARM Cortex-A8, ARM Cortex-A9

The Pentium family provides 57 MMX instructions. They treat data in a SIMD fashion.

Datorarkitektur Fö 11-12 76 of 81

The basic idea: subword execution

Use the entire width of the data path (32 or 64 bits) when processing small data types used in signal processing (8, 12, or 16 bits).



With word size 64 bits, the adders will be used to implement eight 8 bit additions in parallel.

This is practically a kind of SIMD parallelism, at a reduced scale.

Datorarkitektur Fö 11-12 77 of 81

Three packed data types are defined for parallel operations: packed byte, packed word, packed double word.

#### Packed byte

q7	q6	q5	q4	q3	q2	q1	q0


#### Packed word

q3 q2	q1	q0
-------	----	----


#### Packed double word

	<u></u>
q1	q0

#### Quadword




#### **Examples of SIMD arithmetics with the MMX instruction set:**



Datorarkitektur Fö 11-12 79 of 81

#### **Examples of SIMD arithmetics with the MMX instruction set:**



a7	а6	а5	a4	аЗ	a2	a1	a0
+	+	+	+	+	+	+	+
b7	b6	b5	b4	b3	b2	b1	b0
=	=	=	=	=	=	=	=
a7+b7	a6+b6	a5+b5	a4+b4	a3+b3	a2+b2	a1+b1	a0+b0

#### MPYADD R3 ← R1,R2

a7	а6	а5	a4	аЗ	a2	a1	a0
X-+		X-+		χ-+		X-+	
b7	b6	b5	b4	b3	b2	b1	b0
=	<u> </u>	=	=	•	<u> </u>	=	<b>=</b>
(a6xb6)+	+(a7xb7)	(a4xb4)+	(a5xb5)	(a2xb2)+	-(a3xb3)	(a0xb0)+	-(a1xb1)

80 of 81


Datorarkitektur Fö 11-12

How to get the data ready for computation?

How to get the results back in the right format?

Packing and Unpacking:





UNPACK R3 ← R1

a3 a2		a1 a0					
a′	1	a0					

Datorarkitektur Fö 11-12 81 of 81