TDDD55 Compilers and Interpreters (opt.) TDDB44 Compiler Construction



Code Generation for RISC and Instruction-Level Parallel Processors

RISC/ILP Processor Architecture Issues

Instruction Scheduling

Register Allocation

Phase Ordering Problems

Integrated Code Generation

P. Fritzson, C. Kessler, M. Sjölund IDA, Linköpings universitet, 2016.

TDDD55 Compilers and Interpreters (opt.) TDDB44 Compiler Construction



1. RISC and Instruction-Level Parallel Target Architectures

P. Fritzson, C. Kessler, M. Sjölund IDA, Linköpings universitet, 2016.

CISC vs. RISC



CISC

- Complex Instruction Set Computer
- Memory operands for arithmetic and logical operations possible
- $\blacksquare M(r1+r2) \leftarrow M(r1+r2) * M(r3+disp)$

- Many instructions
- Complex instructions
- Few registers, not symmetric
- Variable instruction size
- Instruction decoding (often done in microcode) takes much silicon overhead
- Example: 80x86, 680x0

RISC

- Reduced Instruction Set Computer
- Arithmetic/logical operations only on registers
- add r1, r2, r1 load (r1), r4 load r3+disp, r5 mul r4, r5 store r5, (r1)
- Fewer, simple instructions
- Many registers, all general-purpose typically 32 ... 256 registers
- Fixed instruction size and format
- Instruction decoding hardwired
- Example: POWER, HP-PA RISC, MIPS, ARM, SPARC

Instruction-Level Parallel (ILP) architectures



Single-Issue: (can start at most one instruction per clock cycle)

- Simple, pipelined RISC processors with one or multiple functional units
 - e.g. ARM9E, DLX

Multiple-Issue: (can start several instructions per clock cycle)

- Superscalar processors
 - e.g. Sun SPARC, MIPS R10K, Alpha 21264, IBM Power2, Pentium
- VLIW processors (Very Long Instruction Word)

 e.g. Multiflow Trace, Cydrome Cydra-5, Intel i860, HP Lx, Transmeta Crusoe; most DSPs, e.g. Philips Trimedia TM32, TI 'C6x

EPIC processors (Explicitly Parallel Instruction Computing)


• e.g. Intel Itanium family (IA-64)

Processors with/without Pipelining



Traditional processor without pipelining

One instruction takes 4 processor cycles, i.e. 0.25 instructions/cycle



Processor with Simple Pipelining



An instruction takes 1 cycle on average with pipeline i.e. 1 instruction/cycle

This pipeline achieves 4-way parallelism


Processor cycle no.	1	2	3	4	5	6	7	8	9	10	11
Instr. retrieval	#1	#2	#3	#4	#5	#6	#7	#8	#9		
Instr. decoding		#1	#2	#3	#4	#5	#6	#7	#8	#9]
Execution			#1	#2	#3	#4	#5	#6	#7	#8	
Store result				#1	#2	#3	#4	#5	#6	#7	#8
	Instr	Instr	Instr	Instr	Instr				8		<u></u>
	1	2	3	4	5						

Processor with Super-Pipelining




A new instruction can begin before the previous one is finished.

Thus you manage on average 3 instr/cycle when the pipeline is full.



- **E= Execution**
- S= Store result

A Processor with Parallel Pipelines





OPINGS UNIVERS

Problems using Branch Instructions on Simple Pipelined Processors



Branch instructions force the pipeline to restart and thus reduce performance.

The diagram below shows execution of a branch (cbr = conditional branch) to instruction #3, which makes the pipeline restart.

The grey area indicates lost performance. Only 4 instructions start in 6 cycles instead of the maximum of 6.

Processor cycle no.	1	2	3	4	5	6	7	8
Instr. retrieval	#1	#2 cbr		/	#3	#4		
Instr. decoding		#1	#2 cbr			#3	#4	
Execution			#1	#2 cb	r		#3	#4
Store result				#1	#2			#3

Summary Pipelined RISC Architectures




- A single instruction is issued per clock cycle
- Possibly several parallel functional units / resources
- Execution of different phases of subsequent instructions overlaps in time. This makes them prone to:
 - data hazards (may have to delay op until operands ready),
 - control hazards (may need to flush pipeline after wrongly predicted branch),
 - structural hazards (required resource(s)/ e.g. functional units, bus, register, must not be occupied)
- Static scheduling (insert NOPs to avoid hazards)
 vs. Run-time treatment by pipeline stalling

r		issue	cycle	PM	Decoder	ALU_1	DM/ALU ₂	Regs
	IF	I_1	1	IF ₁				
	ID	I_2	2	IF ₂	ID_1			
	EX	I_3	3	IF ₃	ID_2	EX_1		
	MEM/EX2	I_4	4	IF_4	ID_3	EX_2	MEM_1	
		I_5	5	IF_5	ID_4	EX_3	MEM_2	WB_1
,	WB	I_6	6	IF ₆	ID_5	EX_4	MEM_3	WB_2
tzs	zson, Kessler, Sjölund IDA, Linköpings univ							

Reservation Table, Scheduling Hazards (Avoid hazards = resource collisions)






Reservation table

specifies required resource occupations

[Davidson 1975]

If we start **add** at t+2, the bus write will appear at cycle t+5




Comparison between Superscalar Processors and VLIW processors




Superscalar Processors

with multiple loading of instructions (multi-issue)



VLIW Processors (Very Long Instruction Word)



Several processor units are loaded simultaneously be different operations in the same instructions. E.g. the multiflow machine, 1024 bits, 28 operations, or specialized graphics processors

Superscalar Processors


HARDERINGS UNIVERSIT

A superscalar processor has several function units that can work in parallel and which can load more than 1 instruction per cycle.

The word superscalar comes from the fact that the processor executes more than 1 instruction per cycle.

The diagram below shows how a maximum of 4 units can work in parallel, which in theory means they work 4 times faster.

The type of parallelism used depends on the type of instruction and dependencies between instructions.




Superscalar Processor




Run-time scheduling by instruction dispatcher

- convenient (sequential instruction stream as usual)
- limited look-ahead buffer to analyze dependences, reorder instr.
- high silicon overhead, high energy consumption



A Parallel Superscalar Pipeline





Branch Effects on Performance for Deeply Pipelined Superscalar Processors


LINE UNITERST

Branch-instructions force the pipeline to restart and thus reduce performance. Worse on deeply pipelined superscalar processors.

Cycle no. 5 6 7 3 1 2 8 4 The diagram shows execution of a branch #1 #3 Instr. retr. #2 cbr #4 (cbr = conditional)#5 #6 branch) to instruction #1 #3 #3, which makes the #4 #2 cbr Instr. decode 1 #5 pipeline restart. #6 #1 #3 #4 #2 cbr Instr. decode 2 The grey area #5 #6 indicates lost #1 #3 #2 cbr #4 performance. **Execution 1** #5 Only 6 instructions #6 #3 #1 start during 5 cycles #4 **Execution 2** instead of a #5 #6 maximum of 20. Store

VLIW (Very Long Instruction Word) architectur


- Multiple slots for instructions in long instruction-word
 - Direct control of functional units and resources low decoding OH
- Compiler (or assembler-level programmer) must determine the schedule statically
 - independence, unit availability, packing into long instruction words
 - Challenging! But the compiler has more information on the program than an on-line scheduler with a limited lookahead window.



EPIC Architectures (Explicitly Parallel Instruction Computing)



- Based on VLIW
- Compiler groups instructions to LIW's (bundles)
- Compiler takes care of resource and latency constraints
- Compiler marks sequences of independent instructions
- Dynamic scheduler assigns resources and reloads new bundles as required
- This allows a newer CPU, with more resources, to run the same program as before (although not optimally)



TDDD55 Compilers and Interpreters (opt.) TDDB44 Compiler Construction



2. Instruction Scheduling

P. Fritzson, C. Kessler, M. Sjölund IDA, Linköpings universitet, 2016.

The Instruction Scheduling Problem



Schedule the instructions in such an order that parallel function units are used to the greatest possible degree.

Input:

- Instructions to be scheduled
- A data dependency graph
- A processor architecture
- Register allocation has (typically) been performed

Output:


A scheduling of instructions which minimizes execution time

Example Instructions to be Scheduled

Instructions

(1)	mov	rax, 5
(2)	mov	rcx, [rbp-16]
(3)	mul	rax, 8
(4)	mov	[rcx-64], rax
(5)	push	4
(6)	call	L6
(7)	inc	[rbp-8]
(8)	dec	[rbp+8]
(9)	mov	rdx, [rsp-32]
(10)	mov	[rsp-40], rdx
(11)	ret	








Instruction Scheduling (1)




- Map instructions to time slots on issue units (and resources), such that no hazards occur
 - → Global reservation table, resource usage map
- Example without data dependences:



Instruction Scheduling (2)





Instruction Scheduling



Generic Resource model

Reservation table


Local Scheduling


- (f. Basic blocks / DAGs)
- Data dependences
 Topological sorting
 - List Scheduling (diverse heuristics)

Global Scheduling

- Trace scheduling, Region scheduling, ...
- Cyclic scheduling (Software pipelining)

There exist **retargetable schedulers** and **scheduler generators**, e.g. for GCC since 2003






Example of List Scheduling Algorithm



- The level of a task (i.e., instruction) node is the maximal number of nodes that are passed on the way to the final node, itself included.
- The algorithm:
 - The **level** of each node is used as **priority**.
 - When a processor/function unit is free, assign the unexecuted task which has highest priority and which is ready to be executed.

Example of Highest Level First algorithm on a tree structured task graph, 3 processor units




25

Example: Topological Sorting (0) According to Data Dependencies



- Data ready (zero-in-degree set)
- Already scheduled, still live
- Already scheduled, no longer referenced




Example: Topological Sorting (1) According to Data Dependencies



Not yet considered


- Data ready (zero-indegree set)
- Already scheduled, still live
- Already scheduled, no longer referenced



Example: Topological Sorting (2) According to Data Dependencies




- Data ready (zero-indegree set)
- Already scheduled, still live
- Already scheduled, no longer referenced



Example: Topological Sorting (3) According to Data Dependencies




- Data ready (zero-indegree set)
- Already scheduled, still live
- Already scheduled, no longer referenced



Example: Topological Sorting (4) According to Data Dependencies




- Data ready (zero-indegree set)
- Already scheduled, still live
- Already scheduled, no longer referenced




Topological Sorting and Scheduling



- Construct schedule incrementally in topological (= causal) order
 - "Appending" instructions to partial code sequence: close up in target schedule reservation table (as in "Tetris")
 - Idea: Find optimal target-schedule by enumerating all topological sortings ...
 - Beware of scheduling anomalies with complex reservation tables!



Instruction needing 3 functional units




Software Pipelining



for i := I to n
<u>get values;</u>
<u>compute;</u>
<u>store;</u>
end for


 iter 1
 iter 2
 iter 3
 iter ...

 get values 1
 get values 2 compute 1
 get values 3 compute 2 store 1
 J



Software Pipelining of Loops (2)






→ More about Software Pipelining in TDDC86 Compiler Optimizations and Code Generation

Software Pipelining of Loops (3) Modulo Scheduling





TDDD55 Compilers and Interpreters (opt.) TDDB44 Compiler Construction



3. Register Allocation

P. Fritzson, C. Kessler, M. Sjölund IDA, Linköpings universitet, 2016.

Global Register Allocation



- Register Allocation: Determines values (variables, temporaries, constants) to be kept when in registers
- Register Assignment: Determine in which physical register such a value should reside.
- Essential for Load-Store Architectures
- Reduce memory traffic (\rightarrow memory / cache latency, energy)
- Limited resource
- Values that are live simultaneously cannot be kept in the same register
- Strong interdependence with instruction scheduling
 - scheduling determines live ranges
 - spill code needs to be scheduled
- Local register allocation (for a single basic block) can be done in linear time (see previous lecture)

Global register allocation on whole procedure body (with minimal spill code) is NP-complete. Can be modeled as a graph coloring problem [Ershov'62] [Cocke'71].

When do Register Allocation




- Register allocation is normally performed at the end of global optimization, when the final structure of the code and all potential use of registers is known.
- It is performed on abstract machine code where you have access to an unlimited number of registers or some other intermediary form of program.
- The code is divided into sequential blocks (basic blocks) with accompanying control flow graph.

Live Range



(Here, variable = program variable or temporary)

- A variable is being **defined** at a program point if it is written (given a value) there.
- A variable is used at a program point if it is read (referenced in an expression) there.
- A variable is live at a point if it is referenced there or at some following point that has not (may not have) been preceded by any definition.
- A variable is reaching a point if an (arbitrary) definition of it, or usage (because a variable can be used before it is defined) reaches the point.
- A variable's live range is the area of code (set of instructions) where the variable is both live and reaching.
 - does not need to be consecutive in program text.




Live Range Example





Interference Graphs

- The live ranges of two variables *interfere* if their intersection is not empty.
- Each live range builds a node in the *interference* graph (or conflict graph)
- If two live ranges interfere, an edge is drawn between the nodes.
- Two adjacent nodes in the graph can not be assigned the same register.



Register Allocation vs Graph Coloring




- Register allocation can be compared with the classic coloring problem.
 - That is, to find a way of coloring with a maximum of k colors - the interference graph which does not assign the same color to two adjacent nodes.
- k = the number of registers.
 - On a RISC-machine there are, for example, 16 or 32 general registers. Certain methods use some registers for other tasks. e.g., for spill code.
- Determining whether a graph is colorable using k colors is NP-complete for k>3
 - In other words, it is unmanageable always to find an optimal solution.

Register Allocation by Graph Coloring



- Step 1: Given a program with symbolic registers s1, s2, ...
 - Determine live ranges of all variables




Register Allocation by Graph Coloring



Step 2: Build the **Register Interference Graph**


- Undirected edge connects two symbolic registers (si, sj) if live ranges of si and sj overlap in time
- Reserved registers (e.g. fp) interfere with all si



Reg. Alloc. by Graph Coloring Cont.



- Step 3: Color the register interference graph with k colors, where k = #available registers.
 - If not possible: pick a victim si to spill, generate spill code (store after def., reload before use)
 - This may remove some interferences.
 Rebuild the register interference graph + repeat Step 3...



This register interference graph cannot be colored with less than 4 colors, as it contains a 4-clique


Coloring a Graph with k Colors



- NP-complete for k > 3
- **Chromatic number** $\gamma(G)$ = minimum number of colors to color a graph G
- $\gamma(G) >= c$ if the graph contains a c-clique
 - A *c*-**clique** is a completely connected subgraph of *c* nodes
- **Chaitin's heuristic** (1981):

```
S ← { s1, s2, ... } // set of spill candidates
while (S not empty)
choose some s in S.
if s has less than k neighbors in the graph
then // there will be some color left for s:
    delete s (and incident edges) from the graph
else modify the graph (spill, split, coalesce ... nodes)
    and restart.
// once we arrive here, the graph is empty:
color the nodes greedily in reverse order of removal.
```

Chaitin's Register Allocator (1981)



Fritzson, Kessler, Sjölund IDA, Linköpings universitet.

DEINGS UNIVE

Register Allocation for Loops (1)




- Interference graphs have some weaknesses:
 - Imprecise information on how and when live ranges interfere.
 - No special consideration is taken of loop variables' live ranges (except when calculating priority).
- Instead, in a cyclic interval graph:
 - The time relationships between the live ranges are explicit.
 - Live ranges are represented for a variable whose live range crosses iteration limits by cyclic intervals.
- Notation for cyclic live intervals for loops:
 - Intervals for loop variables which do not cross the iteration limit are included precisely once.
 - Intervals which cross the iteration limit are represented as an interval pair, cyclic interval: ([0, t'), [t, t_{end}])

Register Allocation for Loops (2)




Circular edge graph Only 3 interferences at the same time



Fritzson, Kessler, Sjölund IDA, Linköpings universitet.

49


Register Allocation for Loops (3)



Live Range Splitting




- Instead of spilling completely (reload before each use), it may be sufficient to split a live range at one position where register pressure is highest
 - save, and reload once



Live Range Coalescing/Combining (Reduces Register Needs)



- For a copy instruction $sj \leftarrow si$
 - where si and sj do not interfere
 - and s*i* and s*j* are not rewritten after the copy operation
- Merge s*i* and s*j*:
 - patch (rename) all occurrences of si to sj
 - update the register interference graph
- and remove the copy operation.



TDDD55 Compilers and Interpreters (opt.) TDDB44 Compiler Construction




4. Phase Ordering Problems and Integrated Code Generation

P. Fritzson, C. Kessler, M. Sjölund IDA, Linköpings universitet, 2016.

Phase Ordering Problems





Phase Ordering Problems (1)




Instruction scheduling vs. register allocation


(a) Scheduling first:

determines Live-Ranges
→ Register need,
possibly spill-code to be
inserted afterwards

(b) Register allocation first:


Reuse of same register by different values introduces "artificial" data dependences → constrains scheduler





5. Integrated Code Generation





Our Project at PELAB (Kessler): OPTIMIST



