TDDB29 Compilers and Interpreters (opt.) TDDB44 Compiler Construction




## Code Generation for RISC and Instruction-Level Parallel Processors

RISC/ILP Processor Architecture Issues Instruction Scheduling Register Allocation Phase Ordering Problems Integrated Code Generation



Christoph Kessler, IDA, Linköpings universitet, 2007




### **Pipelined RISC Architectures**



- A single instruction is issued per clock cycle
- Possibly several parallel functional units / resources
- Execution of different phases of subsequent instructions overlaps in time. This makes them prone to:
  - data hazards (may have to delay op until operands ready),
  - control hazards (may need to flush pipeline after wrongly predicted branch),
  - structural hazards (required resource(s) must not be occupied)
- Static scheduling (insert NOPs to avoid hazards) vs. Run-time treatment by pipeline stalling


		issue	cycle	PM	Decoder	$ALU_1$	DM/ALU <sub>2</sub>	Regs
	IF	$I_1$	1	$IF_1$				
	ID	<i>I</i> <sub>2</sub>	2	$IF_2$	$ID_1$			
	EX	$I_3$	3	IF <sub>3</sub>	$ID_2$	$EX_1$		
	MEM/EX2	<b>I</b> 4	4	$IF_4$	$ID_3$	$EX_2$	$MEM_1$	
		I5	5	$IF_5$	$ID_4$	$EX_3$	$MEM_2$	$WB_1$
ŧ	WB	$I_6$	6	$IF_6$	$ID_5$	$EX_4$	$MEM_3$	$WB_2$
C. Kessler, IDA, Linköpings universitet.								




### Superscalar processor

- Run-time scheduling by instruction dispatcher
  - convenient (sequential instruction stream as usual)
  - limited look-ahead buffer to analyze dependences, reorder instr.
  - high silicon overhead, high energy consumption


### Example: Motorola MC 88110





### **EPIC** architectures

- Based on VLIW
- Compiler groups instructions to LIW's (bundles)
- Compiler takes care of resource and latency constraints
- Compiler marks sequences of independent instructions
- Dynamic scheduler assigns resources and reloads new bundles as required



# Instruction Scheduling (1)





X


\*


 Map instructions to time slots on issue units (and resources), such that no hazards occur


→ Global reservation table, resource usage map







































For variable *v* and basic block *B<sub>i</sub>*: netsave(*v*, *i*) = #uses<sub>i</sub> · usesave + #defs<sub>i</sub> · defsave  $- l \cdot ldcost$  (*l* = 1 if Load(*v*) needed at beg. of *B<sub>i</sub>*, 0 otherw.)  $- s \cdot stcost$  (*s* = 1 iff Store(*v*) needed at end of *B<sub>i</sub>*, 0 otherw.) For loop *L* estimate benefit of keeping *v* in a register: benefit(*v*, *L*) =  $10^{depth(L)} \cdot \sum_{i \in blocks(L)} netsave(v, i)$ with *R* registers available: allocate the *R* objects *v* with greatest benefit in *L* moves may be necessary instead of Load(*v*) / Store(*v*) if *v* could reside in (different) registers in  $Pred(B_i)$ , *B<sub>i</sub>*,  $Succ(B_i)$ add worst-case terms  $|Pred(v)| \cdot mvcost$ ,  $|Succ(v)| \cdot mvcost$ 


X


# Live range (Here, variable = program variable or temporary) A variable is being defined at a program point if it is written (given a value) there. A variable is used at a program point if it is read (referenced in an expression) there. A variable is alive at a point if it is referenced there or at some following point that has not (may not have) been preceded by any definition. A variable is reaching a point if an (arbitrary) definition of it, or usage (because a variable can be used before it is defined) reaches the point. A variable's live range is the area of code (set of instructions) where the variable is both alive and reaching.


does not need to be consecutive in program text.











































Results (2	2) – DP	
Clustered	8-issue VLIW processor TI	C6201
Leupers' example	Canaster (B) Construction (B) Construction (C) Construction (C)	Program -sub-979 gram sensory A (A0-A15) Data cohorDita menory Data cohorDita menory
TI-C comp.	Schedule by Leupers' heuristic	Optimal schedule by OPTIMIST
LD *A4,B4	LD *A0,A8    MV A1,B8	LD *A0,A8    MV A1,B8
LD *A1,A8	LD *B8,B1    LD *A2,A9    MV A3,B10	LD *B8,B1    LD *A2,A9    MV A3,B10
LD *A3,A9	LD *B10,B3    LD *A4,A10    MV A5,B12	LD *B10,B3    LD *A4,A10    MV A5,B12
LD *A0,B0	LD *B12,B5    LD *A6,A11    MV A7,B14	LD *B12,B5    LD *A6,A11    MV A7,B14
LD *A2,B2	LD *B14,B7	LD *B14,B7    MV A8,B0
LD *A5,B5	MV A8,B0	MV A9,B2
LD *A7,A4	MV A9,B2	MV A10,B4
LD *A6,B6	MV A10,B4	MV A11,B6
NOP	MV A11,B6	NOP
MV A8,B1		
MV A9,B3		
MV A4,B7 C. Kessler, IDA 12 cycles	9 cycles	9 cycles (15min)

Resul gener	ati	ion	, <b>O</b> P	TIMI	ST –	DP a	algori		otor A	robito	
<ul> <li>Sing</li> </ul>	Jie-	1550	ie vs.		e-clus		Program		Der Register får X (AD-A)	pun <u>endellingun n</u> emer	jan fik it (tit-it)
benchmark	BB	size		9E-ARM #merged	mode #ESnode		62x single #merged	-cluster #ESnodes		II-C62x #merged#	ESnod
analyzer	51	34	98.9	546250	62965	12623.2	2547538	630132	-	-	
analyzer	203	31	56.5	309673	49833	14.1	34559	29780	-	-	
bmmse	4	14	0.1	489	165	0.1	523	375	10.9	15215	70
bmmse	10	17	0.3	2558	582	0.8	5349		6404.2	860455	2040
bmmse	11	14	0.1	768	234	0.2	825	562	56.8	38938	155
codebk_srch	12	15	0.1	595	236	0.2	658	678	163.4	83220	336
codebk_srch	16	21	0.7	6880	1512	8.3	47665	19613	-	-	
codebk_srch	20	23	2.2	20380	3723	45.0	240079	76005	-	-	
codebk_srch	24	42	178.5	783854	98580	-	-	-	-	-	
fir_vselp	6	23	0.5	4479	1215	4.4	20483	10331	-	_	
fourinarow	6	29	0.2	862	561	1.2	4976	2214	10.0	23599	92
irr	4	21	0.4	4526	1016	5.8	40477	12036	-	-	
irr	7	38	2.1	8753	3259	38.0	87666	47233	_	_	





# Project Literature (Selection)



- Christoph Kessler, Andrzej Bednarski: Optimal integrated code generation for VLIW architectures. Concurrency and Computation: Practice and Experience 18: 1353-1390, 2006.
- Andrzej Bednarski, Christoph Kessler: Optimal Integrated VLIW Code Generation with Integer Linear Programming.
   Proc. Euro-Par 2006 conference, Springer LNCS 4128, pp. 461-472, Aug. 2006.
- Andrzej Bednarski: Optimal Integrated Code Generation for Digital Signal Processors. PhD thesis, Linköping university - Institute of Technology, Linköping, Sweden, June 2006.
- Christoph Kessler, Andrzej Bednarski, Mattias Eriksson: Classification and generation of schedules for VLIW processors. Concurrency and Computation: Practice and Experience 19: 2369-2389, 2007.
- www.ida.liu.se/~chrke/optimist

8