Lecture 10 Autumn 99



### Lecture 10 Code generation for RISC processors Page 263



<ul> <li>All instructions with memory references either loadinto a register, or store contents from a register (load-store architectures)</li> <li>Often several sets of registers integer registers, floating-point number registers, shadow registers</li> <li>Moreover</li> <li>All instructions are of the same length (quick decoding)</li> <li>No implicitly set conditional registers (To be set explicitly, tested by branch instructions</li> <li>Advantages</li> <li>The compiler has direct access to and can manipulate performance-improving code features</li> <li>Code generation "is simplified" as there are fewe primitives to choose from</li> <li>Fewer instructions - smaller chip area (the error of the same content of the performance)</li> </ul>	•	Instructions perform primitive operations (simply load, store or register operation)
<ul> <li>Often several sets of registers integer registers, floating-point number registers, shadow registers</li> <li>Moreover <ul> <li>All instructions are of the same length (quick decoding)</li> <li>No implicitly set conditional registers (To be set explicitly, tested by branch instructions</li> </ul> </li> <li>Advantages <ul> <li>The compiler has direct access to and can manipulate performance-improving code features</li> <li>Code generation "is simplified" as there are fewe primitives to choose from</li> <li>Fewer instructions - smaller chip area (the area can be used to make the remaining)</li> </ul> </li> </ul>	•	All instructions with memory references either load into a register, or store contents from a register (load-store architectures)
<ul> <li>Moreover</li> <li>All instructions are of the same length (quick decoding)</li> <li>No implicitly set conditional registers (To be set explicitly, tested by branch instructions</li> <li>Advantages</li> <li>The compiler has direct access to and can manipulate performance-improving code features</li> <li>Code generation "is simplified" as there are fewe primitives to choose from</li> <li>Fewer instructions - smaller chip area (the area period)</li> </ul>	•	Often several sets of registers integer registers, floating-point number registers, shadow registers
<ul> <li>All instructions are of the same length (quick decoding)</li> <li>No implicitly set conditional registers (To be set explicitly, tested by branch instructions</li> <li>Advantages</li> <li>The compiler has direct access to and can manipulate performance-improving code features</li> <li>Code generation "is simplified" as there are fewe primitives to choose from</li> <li>Fewer instructions - smaller chip area (the area can be used to make the remaining)</li> </ul>	Mo	preover
<ul> <li>No implicitly set conditional registers (To be set explicitly, tested by branch instructions</li> <li>Advantages</li> <li>The compiler has direct access to and can manipulate performance-improving code features</li> <li>Code generation "is simplified" as there are fewe primitives to choose from</li> <li>Fewer instructions - smaller chip area (the area can be used to make the remaining)</li> </ul>	•	All instructions are of the same length (quick decoding)
<ul> <li>Advantages</li> <li>The compiler has direct access to and can manipulate performance-improving code features</li> <li>Code generation "is simplified" as there are fewe primitives to choose from</li> <li>Fewer instructions - smaller chip area (the area can be used to make the remaining)</li> </ul>	•	No implicitly set conditional registers (To be set explicitly, tested by branch instructions)
<ul> <li>The compiler has direct access to and can manipulate performance-improving code features</li> <li>Code generation "is simplified" as there are fewe primitives to choose from</li> <li>Fewer instructions - smaller chip area (the area can be used to make the remaining)</li> </ul>	Ac	Ivantages
<ul> <li>Code generation "is simplified" as there are fewe primitives to choose from</li> <li>Fewer instructions - smaller chip area (the area can be used to make the remaining)</li> </ul>	•	The compiler has direct access to and can manipulate performance-improving code features
• Fewer instructions - smaller chip area	•	Code generation "is simplified" as there are fewer primitives to choose from
instructions run faster)	•	Fewer instructions - smaller chip area (the area can be used to make the remaining instructions run faster)

Processor witl	h s	imp	ole	pip	eliı	hing	g				
An instruction tak i.e. 1 instruction/o	kes cycl	1 су е	ycle	on	ave	rag	e w	ith p	oipe	line	
This pipeline ach	ieve	es 4	-wa	y pa	aral	lelis	m				
Processor cycle no.	1	2	3	4	5	6	7	8	9	10	11
Instr. retrieval	#1	#2	#3	#4	#5	#6	#7	#8	#9		
Instr. decoding		#1	#2	#3	#4	#5	#6	#7	#8	#9	
Execution			#1	#2	#3	#4	#5	#6	#7	#8	
Store result				#1	#2	#3	#4	#5	#6	#7	#8
	Instr 1	Instr 2	r Instr 3	Insti 4	Instr 5						

Autumn 99



omputer and Information Science COMPI	LER CONSTRUCTION	Lecture 10	Autumn 99
A parallel pipeline			
Waiss & Smith figure 1	11)		
Weiss & Official, figure 1.	,		

#### Superscalar processors

A superscalar processor has several function units that can work in parallel and which can load more than 1 instruction per cycle.

The word superscalar comes from the fact that the processor executes more than 1 instruction per cycle.

The diagram below shows how a maximum of 4 units can work in parallel, which in theory means they work 4 times faster.

The type of parallelism used depends on the type of instruction and dependencies between instructions.



	Science COMPILER COM	NSTRUCTION Lecture to	Autumn
A superscale	ar pipeline		
	(		
(vveiss & Smith	n, figure 1.12)		





# Problems using branch instructions on simple pipelined processors

Autumn 99

Branch instructions force the pipeline to restart and thus reduce performance.

The diagram below shows execution of a branch (cbr = conditional branch) to instruction #3, which makes the pipeline restart.

The grey area indicates lost performance. Only 4 instructions start in 6 cycles instead of the maximum of 6.



Lecture 10 Code generation for RISC processors Page 272

Linköping University Dept. Computer and Information Science COMPILER CONSTRUCTION Lecture 10 Autumn 99 Various problems the compiler must deal with on superscalar RISC-processors Efficient global register allocation. This is becoming increasingly important as memory access takes longer compared with executing instructions with new fast processors. Instruction scheduling. Major performance gains can be made by proper scheduling (= timetabling) of instructions on function units working in parallel. Branch prediction To see in advance the direction a branch takes so that code can be optimized so that a particular case leads to a full pipeline. Loop unfolding Reduce the number of branches so the pipeline is filled better. "Software pipelining" Overlap: Load, Execute, Save in a Loop



Example of the Highest-level-first algorithm applied to



Lecture 10 Code generation for RISC processors Page 279

<page-header><page-header><page-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header>

## **Global Register Allocation**

A global register allocator decides the content of the limited set of processor registers during execution.

It tries to use the registers so that the number of memory references is minimised over an area which covers up to one procedure body.

"adds the largest single improvement", 20%-30% improvement, sometimes factor of 1-2

Important for other optimisations which create many temporaries.

If these have to be stored and retrieved from memory, these optimisations can even increase execution time.

Lecture 10 Code generation for RISC processors Page 280



tive.

# Live range A variable's live range is the area in the code (set of all basic blocks) where the variable is both alive and reaching. This range does not need to be consecu-

(Procedure calls are treated specially depending on the linking convention)

Lecture 10 Code generation for RISC processors Page 283





Linköping University Dept. Computer and Information Science COMPILER CONSTRUCTION Lecture 10 Autumn 99 Colouring Register allocation can be compared with the classic colouring problem. That is, to find a way of colouring - with a maximum of k colours - the interference graph which does not assign the same colour to two adjacent nodes. k = the number of registers. On a RISC-machine there are, for example, 16 or 32 general registers. Certain methods use some registers for other tasks. e.g., for spill code. The chromatic number  $\gamma(G)$  of a graph G is the smallest number of colours needed to colour the

graph.

Determining whether a graph is colourable using k colours is NP-complete.

In other words, it is unmanageable always to find an optimal solution.

Autumn 99

Page 287

Autumn 99

Lecture 10

## **Colouring (continued)**

## • We have thus two problems:

1. How can we colour in a good, quick way?

This is needed in order to perform global (at procedure level) register allocation in a reasonable time.

2. What do we do if more than k colours are needed?

That is, if there are not enough registers.

Lecture 10 Code generation for RISC processors

Linköping University Dept. Computer and Information Science COMPILER CONSTRUCTION **Conflict with** instruction scheduling. If register allocation is performed before, false dependencies arise with re-use of registers. This limits possibilities of moving code. If scheduling is performed first, the live range will be larger and therefore allocation will be more difficult with more spill code. Furthermore the exact register assignment is needed in some cases by the scheduler. This can be solved by joining these two steps together.

# Chaitin's Algorithm (1981)

- Performs colouring of an interference graph
- 1 register per colour

Example of an interference graph:











- To achieve a compact notation:
  - Intervals for loop variables which do not cross the iteration limit are included precisely once.
  - · Intervals which cross the iteration limit are represented as an interval pair, cyclic interval:  $([0, t'), [t, t_{end}])$









Linköping University
Dept. Computer and Information Science COMPILER CONSTRUCTION Lecture 10

## <u>Tests</u>

Autumn 99

The circular interval method has been compared with the methods which are used in three advanced Ccompilers (highest level of optimisation) for:

- IBM RS6000
- Sun Sparc (SunOS 4.1.1)
- MIPS

Very good results, often by a factor of 2 to 3 fewer load/ store instructions, or even better.

The only one using "chameleon intervals". Other approaches involve costly register waste.

Lecture 10 Code generation for RISC processors Page 297