

COTEST Activities at LiU

Gert Jervan, Zebo Peng
Embedded Systems Laboratory (ESLAB)
Linköping University



Outline

- General Concept
- Structure
- Experimental Setup
- Experimental Results
- Conclusions



Activities at LiU

- An approach for early design space exploration to evaluate testability
- Based on Hierarchical Test Generation (HTG) methodology
 - Combining behavioral level information with gate-level accuracy
- Fully automated design flow
 - Combination of in-house, external academic and commercial tools
- Experimental results to demonstrate the efficiency of proposed approach



embedded
systems lab
linköping
universitet

Gert Jervan IDA/SaS/ESLAB

3

Activities at LiU

- Hybrid BIST Insertion
 - An architecture that supports the combination of pseudorandom and deterministic test patterns in cost effective way to improve design's testability.
 - The architecture can be implemented only in software to avoid area overhead, not to affect system performance and to provide possibility for test reconfiguration and is therefore flexible and well suitable for SoC designs.
- BIST insertion and optimization at HLS



embedded
systems lab
linköping
universitet

Gert Jervan IDA/SaS/ESLAB

4

Earlier Work

- Modeling on a behavioral level by using Decision Diagrams (DDs)
- Hierarchical test generation algorithm based on code coverage metrics and mutation fault model




embedded
systems lab
linköping
universitet

Gert Jervan IDA/SaS/ESLAB

5

Hierarchical Test Generation



embedded
systems lab
linköping
universitet

Gert Jervan IDA/SaS/ESLAB

6


Behavioral DD Model

```

if (IN1 > 0)
    X=IN2+3;      --- q=1
else {
    if (IN2 >= 0)
        X=IN1+IN2; -- q=2
    else
        X=IN1*5;  --- q=3
}

Y=X-10;         ----- q=4
X=Y*2;          ----- q=5
OUT=X+Y;        ----- q=6
    
```

A Behavioral Specification




Control-flow DD



Gert Jervan IDA/SaS/ESLAB

7

Behavioral DD Model




Datapath DDs




Gert Jervan IDA/SaS/ESLAB

8

Branch Activation Fault Model



Operator Mutation Fault Model



New Approach


Usage of structural information in a behavioral test environment



Gert Jervan IDA/SaS/ESLAB

11

Hierarchical Test



```

if (IN1 > 0)
  X=IN2+3; --- q=1
else {
  if (IN2 >= 0)
    X=IN1+IN2; -- q=2
  else
    X=IN1*5; --- q=3
  ----- q=4
}

X = Y * 2;

OUT=X*Y; ----- q=6
if (IN1 > 0)
  X=IN2+3; --- q=1
else {
  if (IN2 >= 0)
    X=IN1+IN2; -- q=2
  else
    X=IN1*5; --- q=3
}
Y=X-10; ----- q=6
X=Y*2; ----- q=5
OUT=X*Y; ----- q=6
  
```



Gert Jervan IDA/SaS/ESLAB

12

Our New Approach

- All functional units (FUs) are tested by using their actual gate-level netlists and stuck-at fault model.
- Test pattern propagation and justification is carried out on a behavioral level
- The best possible test set under given constraints will be calculated
- Final fault coverage is measured on a structural level against stuck-at faults




embedded
systems lab
linköping
universitet

Gert Jervan IDA/SaS/ESLAB

13



Design Flow



embedded
systems lab
linköping
universitet

Gert Jervan IDA/SaS/ESLAB

14



Testing FU-s

- Library of FU-s
 - VHDL models on a behavioral/structural level
 - DD models on a structural level
- PODEM algorithm for gate-level test generation (external tool)
- "Intelligent" method to handle X values and constants
- Justification and propagation is performed on a behavioral level



Gert Jervan IDA/SaS/ESLAB

17



Testing FUs

```

if (IN1 > 0)
  X=IN2+3;      --- q=1
else {
  if (IN2 >= 0)
    X=IN1+IN2; -- q=2
  else
    X=IN1*5;   --- q=3
}

Y=X-10;        ----- q=4
X=Y*2;         ----- q=5
OUT=X+Y;       ----- q=6
  
```

Behavioral Description





Gate-level netlist



Gert Jervan IDA/SaS/ESLAB

18



Experimental Results

- DIFFEQ

- # of lines (Behavioral VHDL): 59
- # of gates: 4081
- # of faults: 16222
- # of untestable faults: 384

- # of detected faults: 15277
- Test generation time: 468.36 sec

- # of unique test vectors: 199
- # of applied test vectors: 20896
(includes vectors for reset etc.)
- Fault efficiency: 96.46 %
(gate-level stuck-at coverage)



Gert Jervan IDA/SaS/ESLAB

21

Conclusions

- Hierarchical test generation environment for early design space exploration to evaluate testability
- Uses behavioral specifications for propagation and justification while retains gate-level accuracy
- Results are comparable with gate-level ATPG-s while our approach avoid synthesis step for testability evaluation
- Preliminary experimental results show feasibility of our approach



Gert Jervan IDA/SaS/ESLAB

22

Thank You!

