Multiscale Dataflow Computing (Building vertically in a horizontal world)



Oliver Pell MuCoCoS 2013

Multiscale dataflow computing


Definiton: "Multiscale"

Problems which have important features at multiple scales


Multiple scales of computing	Important features for optimization	
complete system level	\Rightarrow balance compute, storage and IO	
parallel node level	⇒ maximize utilization of compute and interconnect	
microarchitecture level	\Rightarrow minimize data movement	
arithmetic level	⇒tradeoff range, precision and accuracy = discretize in time, space and value	
bit level	\Rightarrow encode and add redundancy	
transistor level	=> create the illusion of '0' and '1'	



A heterogeneous system




The Multiscale Dataflow Computer






4


Multiscale Dataflow Advantage




Acoustic Modelling 25x Weather Modeling 60x Trace Processing 22x



Financial Risk 32x



Fluid Flow 30x



Seismic Imaging 29x



Amdahl's Laws

- First law: Serial processors always win; too much time spent in programming the parallel processor.
- Second law: fraction of serial code, s, limits speedup to:

Sp = T1 / (T1 (s) + T1 (1-s)/p) or Sp = 1 / (s + (1-s)/p)



Gene Amdahl



Slotnick's law (of effort)

"The parallel approach to computing does require that some original thinking be done about numerical analysis and data management in order to secure efficient use.

In an environment which has represented the absence of the need to think as the highest virtue this is a decided disadvantage."



-Daniel Slotnick





Dataflow Application Areas Finance, Geophysics, Chemistry Physics, Genetics, Astronomy

Application Programming Interface

MaxCompiler: Dataflow in Space and Time Heterogeneous dataflow+controlflow optimization

Transactions Management


MaxelerOS manages dataflow transaction MaxelerOS keeps Dataflow-Controlflow balance

Architecture: Static Dataflow

Static Dataflow microarchitecture, cards, boxes Predictable execution time and efficiency




Control flow vs. Dataflow



Static Dataflow

"Systolic Arrays" without nearest neighbour interconnect restrictions

Static ultradeep (>1000 stage) computing pipelines





The power challenge The data movement challenge

	Today	2018-20
Double precision FLOP	100pj	10pj
Moving data on-chip: 1mm	6	ој
Moving data on-chip: 20mm	120	Эрј
Moving data to off-chip memory	5000pj	2000pj

- Moving data on-chip will use as much energy as computing with it
- Moving data off-chip will use 200x more energy!
 - And is much slower as well



The memory hierarchy (challenge)


John von Neumann, 1946:

"We are forced to recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity than the preceding, but which is less quickly accessible."





Vertical Co-design of applications



• Deploy domain expertise to **co-design** application, algorithm and computer architecture



$17 \times 24 = ?$




Thinking Fast and Slow

Daniel Kahneman

Nobel Prize in Economics, 2002

back to 17×24

Kahneman splits thinking into:System 1: fast, hard to control ... 400System 2: slow, easier to control ... 408






Putting it all together on the arithmetic level

Computing f(x) in the range [a,b] with $|E| \le 2^{-n}$

Table Table+Arithmetic

Arithmetic



Tradeoff: number of coefficients, number of bits per coefficient, range versus precision of result and maximal versus average error of result

Dong-U Lee, Altaf Abdul Gaffar, Oskar Mencer, Wayne Luk Optimizing Hardware Function Evaluation IEEE Transactions on Computers. vol. 54, no. 12, pp. 1520-1531. Dec, 2005.



Given range and precision for the result, what is the optimal table+arithmetic solution?

Minimal Latency (Optimized for Latency)

			-					
24	sin: <i>tp2</i> , 24, log: <i>po2</i> , 8, sqr: <i>tp2</i> , 18,	78 30 912		48 78 400	sin: <i>tp2</i> , 32, 792 log: <i>tp2</i> , 15, 384 sqr: <i>tp2</i> , 26,10368	sin: <i>tp2</i> , 32, 3168 log: <i>tp2</i> , 21, 1056 sqr: <i>tp2</i> , 30,23808	sin: <i>tp2</i> , 40, 7872 log: <i>tp2</i> , 24, 4800 sqr: <i>tp3</i> , 34,17920	sin: <i>tp3</i> , 42, 5504 log: <i>tp2</i> , 28,11136 sqr: <i>tp4</i> , 39,12800
20	sin: <i>po2</i> , 19, log: <i>po2</i> , 7, sqr: <i>tp2</i> , 18,	61 27 456		800 78 016	sin: <i>tp2</i> , 28, 696 log: <i>tp2</i> , 15, 384 sqr: <i>tp2</i> , 24, 4800	sin: <i>tp2</i> , 32, 3168 log: <i>tp2</i> , 21, 1056 sqr: <i>tp2</i> , 32,12288	sin: <i>tp2</i> , 32, 6336 log: <i>tp2</i> , 24, 4800 sqr: <i>tp3</i> , 33, 8704	sin: <i>tp3</i> , 38, 4992 log: <i>tp2</i> , 27,10752 sqr: <i>tp3</i> , 37,19456
16	sin: <i>tp2</i> , 16, log: <i>po2</i> , 7, sqr: <i>tp2</i> , 17,	54 27 324	log: <i>tp2</i> , 12,	40 78 912	sin: <i>tp2</i> , 24, 600 log: <i>tp2</i> , 15, 384 sqr: <i>tp2</i> , 24, 2400	sin: <i>tp2</i> , 28, 2784 log: <i>tp2</i> , 21, 1056 sqr: <i>tp2</i> , 26,10368	sin: <i>tp2</i> , 32, 6336 log: <i>tp2</i> , 24, 4800 sqr: <i>tp2</i> , 30,23808	sin: <i>tp3</i> , 32, 4224 log: <i>tp2</i> , 27,10752 sqr: <i>tp3</i> , 34,17920
12	sin: <i>po2</i> , 9, log: <i>po2</i> , 7, sqr: <i>tp2</i> , 12,	31 27 156	log: tp2, 12,	204 78 156	sin: <i>tp2</i> , 20, 504 log: <i>tp2</i> , 15, 384 sqr: <i>tp2</i> , 20, 2016	sin: <i>tp2</i> , 24, 2400 log: <i>tp2</i> , 21, 1056 sqr: <i>tp2</i> , 24, 4800	sin: <i>tp2</i> , 28, 5568 log: <i>tp2</i> , 24, 4800 sqr: <i>tp2</i> , 31,12288	sin: <i>tp2</i> , 32,12672 log: <i>tp2</i> , 27,10752 sqr: <i>tp3</i> , 33, 8704
8	sin: <i>po2</i> , 6, log: <i>po2</i> , 7, sqr: <i>tp2</i> , 7,	22 27 27	log: tp2, 11,	32 72 324	sin: <i>tp2</i> , 16, 408 log: <i>tp2</i> , 15, 384 sqr: <i>tp2</i> , 18, 912	sin: <i>tp2</i> , 19, 1920 log: <i>tp2</i> , 21, 1056 sqr: <i>tp2</i> , 24, 2400	sin: <i>tp2</i> , 24, 4800 log: <i>tp2</i> , 24, 4800 sqr: <i>tp2</i> , 26,10368	sin: <i>tp2</i> , 28,11136 log: <i>tp2</i> , 27,10752 sqr: <i>tp2</i> , 30,23808
4	sin: <i>po2</i> , 6, log: <i>po2</i> , 7, sqr: <i>po2</i> , 7,	22 27 25	log: tp2, 11,	32 72 56	sin: <i>tp2</i> , 15, 384 log: <i>tp2</i> , 15, 384 sqr: <i>tp2</i> , 18, 456	sin: <i>tp2</i> , 19, 1920 log: <i>tp2</i> , 17, 1056 sqr: <i>tp2</i> , 20, 2016	sin: <i>tp2</i> , 23, 4608 log: <i>tp2</i> , 24, 4800 sqr: <i>tp2</i> , 24, 4800	sin: <i>tp2</i> , 28,11136 log: <i>tp2</i> , 27,10752 sqr: <i>tp2</i> , 31,12288

4

8

12

16

20

24


Technologies

Precision [bits]




Architecture Level: Star versus Cube Stencil


More Computation in Less Time?




Local temporal parallelism => Cascading timesteps




System level: algorithm vs. resource








Identify and classify options



maximising flexibility and precision.





Technologies

Maxeler Dataflow Computers



CPUs plus DFEs Intel Xeon CPU cores and up to 4 DFFs with 192GB of RAM





DFEs shared over Infiniband Up to 8 DFEs with 384GB of RAM and dynamic allocation of DFEs to CPU servers



Low latency connectivity Intel Xeon CPUs and 1-4 DFEs with up to twelve 40Gbit **Ethernet** connections











MaxCloud


On-demand scalable accelerated compute resource, hosted in London



MPC-C500

- 1U Form Factor
- 4x dataflow engines
- 12 Intel Xeon cores
- 96GB DFE RAM
- Up to 192GB CPU RAM
- MaxRing interconnect
- 3x 3.5" hard drives
- Infiniband/10GigE








MPC-X1000

- 8 dataflow engines (384GB RAM)
- High-speed MaxRing
- Zero-copy RDMA between
 CPUs and DFEs over Infiniband
- Dynamic CPU/DFE balancing





Dataflow clusters

- Optimized to balance resources for particular application challenges
- Flexible at design-time and at run-time

	Ŀ.
Ethernet switch Ethernet switch	
Ethernet switch	l
PDU	l
MPC-X	l
MPC-X	l
CPU	l
CPU	l
MPC-X	l
CPU	l
СРО	
MPC-X	
CPU	
CPU	
MPC-X	l
СРО	
CPU	
MPC-X	l
СРИ	
CPU	
MPC-X	l
CPU	
CPU	
MPC-X	
СРО	
CPU	
MPC-X	
CPU	
CPU	
18U seismic	


480 seismic imaging cluster

_				
CPU (management)				
Etherne	t switch			
	PDU			
PI	DU			
CPU	CPU			
	nd switch			
	C-X			
MP	C-X			
	C-X			
	C-X			
MPC-X				
	C-X			
MPC-X				
	C-X			
	C-X			
	C-X			
	00			
	00			
CPU	OU CPU			
CPU	CPU			
Infiniband switch MPC-X				
MPC-X				


42U in-memory analytics cluster



Application Programming Process









ER


Technologies




MAXEL ER echnologies













Technol


The Full Kernel























































A (slightly) more complex kernel

14 class MovingAverageSimpleKernel extends Kernel { 15	
	, t
16 MovingAverageSimpleKernel(KernelParameters parameters) {	+1
17 super(parameters);	
18	
19 DFEVar x = io.input("x", dfeFloat(8, 24));	
20	
21 DFEVar prev = stream.offset(x, -1);	
<pre>22 DFEVar next = stream.offset(x, 1);</pre>	
23 DFEVar sum = prev + x + next;	
24 DFEVar result = sum / 3;	
25	3
<pre>26 io.output("y", result, dfeFloat(8, 24));</pre>	_
27 }	
28 }	
































Real data flow graph as generated by MaxCompiler 4866 nodes; 10,000s of stages/cycles





Maxeler University Program



Technolo

Summary & Conclusions

- Tackling a vertical problem at multiple scales can allow you to make major jumps in capability
- Dataflow computing achieves high performance through:
 - Explicitly putting data movement at the heart of the program
 - Employing massive parallelism at low clock frequencies
 - Embodying application co-design
- Many scientific applications can benefit from this approach

