

# Complexity Challenges towards 4th Generation Communication Solutions

Hermann Eul  
Member of the Management Board  
Infineon Technologies AG



Never stop thinking

# Outline

- Introduction: Embedded Computing for Wireless Handhelds
- Embedded System Architecture Challenges
- Component-based Approach
- Summary and Conclusions

# Outline

## ■ Introduction: Embedded Computing for Wireless Handhelds

## ■ Embedded System Architecture Challenges

## ■ Component-based Approach

## ■ Summary and Conclusions

# Moving on to Multimedia Communication




# Electronic Market

## The Biggest Application is Mobile Telephony


**Sold Pieces of selected Applications  
per Year (2005)**

[m Units]




### Comment

- Mobile phone segment is by far the largest segment for end user devices and thus a key market for embedded processing devices
- Mobility and device convergence drive requirements for low power, computing performance and user experience




# Semiconductor Industry Size



Source: WSTS, McClean Report 2006, UBS Primer

# Evolution of Asia's Share in Electronic Equipment Manufacturing per Industry Segment



Source: Gartner




# Outline

- Introduction: Embedded Computing for Wireless Handhelds
- **Embedded System Architecture Challenges**
- Component-based Approach
- Summary and Conclusions

# The Evolution from GSM towards UMTS

## UMTS - The Enabler for Real Wireless Multimedia

"Historical"  
view



# Few Simple Criteria Drive the Development of Mobile Handset Architectures

**Quality**

**Features**

**Design**

**Scalability**




- Power consumption
- User experience

- Multimedia
- Display resolution
- Audio
- Interfaces

- Smaller form factor
- Fashion


- Recognizable look and feel
- Branding

# Feature Requirements are Getting More Complex




**Growing number and complexity of mobile phone features needs to be handled in a structured way**

# Feature Requirements are Getting More Complex




**Growing number and complexity of mobile phone features needs to be handled in a structured way**


# Mobile Device is Becoming an „All-In-One Solution“



# Mobile Device is Becoming an „All-In-One Solution“




# Future Mobile Phone Content





# Future Mobile Phone Content Limited by Board Space



# Moore's Law: Ever Increasing VLSI Power

GSM  
Modem

GSM, GPRS,  
EDGE  
Modem +  
Application

GSM+UMTS  
Modem





GSM, UMTS  
HSDPA,  
Bluetooth, WLAN,  
GPS, DVB-H

1 $\mu$  CMOS  
50k Tr.

0.25 $\mu$  CMOS  
11M Tr.

0.18 $\mu$  CMOS  
40M Tr.

nm CMOS  
1B Tr.



0.1


1

10


GIPS

Mobile Pentium (~10W)


# Wireless Communication Systems



# The Algorithmic Driving Force






# The Algorithmic Driving Force




# Outline

- Introduction: Embedded Computing for Wireless Handhelds
- Embedded System Architecture Challenges
- **Component-based Approach**
- Summary and Conclusions

# Cellular Communication Systems




# Processing Platform System/SW View



- Divide and conquer approach:
  - Cluster subsystems with similar computing and real-time properties
- Challenge for the conqueror: Integration



# General Modeling Approach




# Complex Behavior of New Mobile Standards Require Prototype Models

## ■ 2.75G L1 Firmware

- Scheduling according to timing analysis (clustering of periods, interrupt driven, non-pre-emptive)
- Uses hardware accelerators
- Communication scheme GSM slot based
- Simple performance model
  - Overall processing power

## AMR FULLRATE


### Handsfree + Noise Reduction



## ■ 3.5G L1 processing

- Controls low level physical layer procedures
- Several HW accelerators involved
- RTOS based implementation
- Model generated through tracing and virtual prototyping
  - Event statistics

Testcase TC\_DCH\_DL\_SHO\_6BTS



# Complex Behavior of New Mobile Standards Require Prototype Models

## ■ 2.75G L1 Firmware

- Scheduling according to timing analysis (clustering of periods, interrupt driven, non-pre-emptive)


### Deterministic real time scheduling

based

- Simple performance model
  - Overall processing power

## AMR FULLRATE

Handsfree + Noise Reduction




## ■ 3.5G L1 processing

- Controls low level physical layer

### Complex timing scenarios


- RTOS based implementation
- Model generated through tracing and virtual prototyping
  - Event statistics

Testcase TC\_DCH\_DL\_SHO\_6BTS




# HSUPA Timing Diagram (Simplified)

Loop: Air → L1 → L2 → L1 → Air




# HSUPA Timing Diagram (Simplified)

Loop: Air → L1 → L2 → L1 → Air




# LTE Physical Layer Complexity (4x4 Configuration)



Jens Berkmann  
2006-12-07  
Version 0.1



# Programmable Baseband Processor



- 90nm CMOS
- Multi-Mode Capability
- Scalable by adding
  - MACs
  - ALUs
  - Memories
  - Accelerators
- Low Power Architecture

MT SIMD = multi tasking, single instruction, multiple data

# RF - Challenges

- Cover Frequency Band up to 77 GHz
  - Highly selective filters for many bands needed

⇒ "Frontend Challenge"
- Flexible Reconfigurable High Performance Radio
  - Multiple Radios on One Chip
  - Multi-band RF engines (complex control scenarios)
  - MIMO Systems (demanding control loops)


⇒ "Multi-Mode/Multi-Band Challenge"
- Electromagnetic Design on Chip

⇒ "Power-Amplifier Challenge"
- RF SoC Design and Simulation Methodology

⇒ "Complexity & Verification Challenge"




# State-of-the-Art Analog DCR Architecture



- ❑ Analog channel selection
- ❑ Analog IQ interface
- ❑ Technology for the BB-IC needs to have an analog option

# Extension of the DCR by an ADC, DFE and a Digital IQ Interface



- ❑ Channel selection moved to the digital domain
- ❑ Increased ADC requirements
- ❑ RF impairment correction in the digital domain

# SMART RF Transceivers

## Changed Digital/RF Split for Programmable RF Engines




### Approach

- Multimode and Multi-standard topics
  - RF front-end control complexity
  - High load on BB to close control loops
  - Link of RF and BB innovation
- Approach: Move some RF-related baseband processing functions into transceiver
- Results in autonomous RF engine design


### Benefits

- Platform development in shorter time and reduced costs (SW development savings)
- Reduced production line calibration time and investment needed (ca. 20%)
- Improved System performance e.g: Faster IRAT operation  
→ 1 slot less needed for compressed mode
- Ca. 1,5 years IP development efforts savings due to reduced integration efforts

# New Partitioning for RF Data and Control through Digital Standard Interfaces



- Classical RF Engine system:  
BB controls RF Transceiver and FE-devices  
  
=> Complex BB-RF-interface




## System advantage:

- Incorporated front end control for complete RF engine
- Complete RF sub-system is controlled by transceiver

# Power Consumption Basics


## The Effect of Technology

We have to follow technology to get always more integration and performances, minimizing the disadvantages




# Where Does the Power Go in Mobile Phones?

## Typical mp3 playback use case (RF switched off)



> 50% of the total power is consumed by digital baseband processor and memory


## Typical HSDPA use case



Digital baseband is a significant contributor even at high output power

# Power Optimized Applications

## Power Saving Features & Reduced Activity




### Reduce current in RUN mode

- Reduce CPU load
- ➔ Lowest possible voltage and clock frequency  
Dynamic voltage and frequency scaling
- Switch off un-used peripherals  
Clock gating and/or power gating
- Minimize memory traffic

### Reduce current in WFI mode

Reduce other system activities to the bare minimum


# System and Use Case Know-How Allows Power Efficient Integration of Components





- Reducing the frequency reduces the wasted Idle time power
- In reality, often Activity is more reduced because of fixed time activity (e.g. memory accesses)
- Automatic clock reduction in idle mode is done in HW



# Component-Based System Design Flow




# Example Design Task for Integration Component: Shared Memory Controller for 2 Processor Subsystems




## Processor cores share access to DRAM in a ping pong way

- ✓ Almost no performance interdependency of both subsystems
- ✓ Bandwidth also supports DMA processes

# Operating Systems and Platform Service Components Serve as Integration Components on Shared Processors



- Distributed system control approach
  - Keep component related system control functions
  - system integration layer provides global system management components
- RTOS to manage integration of RT properties; must serve as integration component



- Components implement power management for self-managed policies
- Interface/API for global power policy control
- Termination and integration in overall platform through system power management component

# Outline

- Introduction: Embedded Computing for Wireless Handhelds
- Embedded System Architecture Challenges
- Component-based Approach
- Summary and Conclusions

# Summary and Conclusions

## Feature complexity and integration are the main challenges

- The wireless market (for embedded systems) is becoming a consumer market and driven by expectations on user experience
- Devices have to integrate a multitude of features (each of them delivering the quality of a point consumer device) into one embedded system

**Divide and conquer:** Component based approach to handle complex features



**Divide-conquer-and-join:** Seamless modelling, design and verification approach using integration components



# Areas for Embedded Systems Research

Quality

Features

Design

Scalability



- Power consumption
- User experience

- Multimedia
- Display resolution
- Audio
- Interfaces

- Smaller form factors
- Fashion

- Recognizable look and feel
- Branding

# Areas for Embedded Systems Research

## Seamless modeling approaches for complex system behavior

Features

Design

Scalability



- Multimedia
- Display resolution
- Audio
- Interfaces

- Smaller form factors
- Fashion

- Recognizable look and feel
- Branding

# Areas for Embedded Systems Research

**Seamless modeling approaches for complex system behavior**

**Languages and mathematics to reason about (embedded) system integration**

**Design**

**Scalability**



- Smaller form factors
- Fashion

- Recognizable look and feel
- Branding



# Areas for Embedded Systems Research

**Seamless modeling approaches for complex system behavior**

**Languages and mathematics to reason about (embedded) system integration**

**Architectures and methodology for lowest power systems**

**Scalability**

- Recognizable look and feel
- Branding

# Areas for Embedded Systems Research

**Seamless modeling approaches for complex system behavior**

**Languages and mathematics to reason about (embedded) system integration**

**Architectures and methodology for lowest power systems**

**More integration components...**



**We commit.**  
**We innovate.**  
**We partner.**  
**We create value.**



Never stop thinking