## **Architectures and Platforms**

- 1. Architecture Selection: The Basic Trade-Offs
- 2. General Purpose vs. Application-Specific Processors
- 3. Processor Specialisation
- 4. ASIP Design Flow
- 5. Specialisation of a VLIW ASIP
- 6. Tool Support for Processor Specialisation
- 7. Application Specific Platforms
- 8. IP-Based Design (Design Reuse)
- 9. Reconfigurable Systems





Hardware/Software Codesign		Arch&Platf 4	
	Architecture Sele	ection	
General Purpose <b>vs.</b> Application Specific	Use a general purper and map the application or something Build a customised optimised for the par	ose, existing platform ation on it. in-between architecture strictly articular application.	
Software <b>vs.</b> Hardware	Use programmable p running software. or both Use dedicated electr	rocessors ronics { fixed reconfigurable	
Mono <b>vs.</b> M Single <b>vs.</b> N	lultipr. Aultichip	essor ssor { single chip multi chip	



Petru Eles, IDA, LiTH

Hardware/Software Codesign

Arch&Platf. - 6





Arch&Platf. - 8

# What Makes an ASIP "Specific"? What can we specialize in a processor? ✓ Instruction set (IS) specialisation Exclude instructions which are not used reduces instruction word length (fewer bits needed for encoding); keeps controller and data path simple. Introduce instructions, even "exotic" ones, which are specific to the application: combinations of arithmetic instructions (multiply-accumulate), small algorithms (encoding/decoding, filter), vector operations, string manipulation or string matching, pixel operations, etc. reduces code size ⇒ reduced memory size, memory bandwidth, power consumption, execution time.

Arch&Platf - 10



Hardware/Software Codesign

What Makes an ASIP "Specific"? Memory specialisation Number and size of memory banks. Number and size of access ports. - They both influence the degree of parallelism in memory access. - Having several smaller memory blocks (instead of one big) increases parallelism and speed, and reduces power consumption. - Sophisticated memory structures can increase cost and bandwidth requirement. Cache configuration: Depends very much on the characteristics - separate instruction/data? of the application and, in particular, on the - associativity properties related to locality. - cache size Very large impact on performance and - line size power consumption. Petru Eles, IDA, LiTH

### What Makes an ASIP "Specific"?

Interconnect specialization

- Interconnect of functional modules and registers.
- Interconnect to memory and cache.
  - How many internal buses?
  - What kind of protocol?
  - Additional connections increase the potential of parallelism.

Control specialisation

- Centralised control or distributed (globally asynchronous)?
- Pipelining?
- Out of order execution?
- Hardwired or microprogrammed?

Petru Eles, IDA, LiTH

euu Eles, IDA, EITII

Hardware/Software Codesign



## **A SOC for Multimedia Applications**



which themselves are specialised.

- The application specific μController performs master control of the system and memory access control.
- The off-the-shelf (GP) DSP performs less computation intensive modem and sound codec functions.
- The VLIW ASIP performs computation intensive functions: discrete cosine and inverse discrete cosine transforms, motion estimation, etc.

Hardware/Software Codesign

Petru Eles, IDA, LiTH



Specialization of a VLIW ASIP (cont'd)				
That's how an instruction word looks like:				
op <sub>1</sub> op <sub>2</sub> op <sub>3</sub>	op <sub>4</sub> op <sub>5</sub> op <sub>6</sub> op <sub>7</sub>	7 op <sub>8</sub> op <sub>9</sub> op <sub>10</sub> op <sub>11</sub>		
Cluster 1	Cluster 2	Cluster 3		
Petru Eles, IDA, Li I H				
Hardware/Software Codesign		Arch&Platf 16		
Specialization of a VLIW ASIP (cont'd)				
Traditionally the datapath is organised as single register file shared by all functional units.				
Problem: Such a centralised structure does not scale!				
We increase th	ne nr. of functional units i ∏	in order to increase parallelism		
We have to inc	crease the number of reg	gisters in the register file		
Internal storag registers beco	e and communication be mes dominant in terms of	etween functional units and of area, delay, and power.		
High performance VLIW processors are limited not by arithmetic capacity but by internal bandwidth.				



```
Hardware/Software Codesign
```

Arch&Platf. - 18

# Specialization of a VLIW ASIP (cont'd) Instruction set specialisation: nothing special. Function unit and data path specialisation Determine the number of clusters. For each cluster determine the number and type of functional units; the dimension of the register file. Memory specialisation is extremely important because we need to stream large amounts of data to the clusters at high rate; one has to adapt the memory structure to the access characteristics of the application. determine the number and size of memory banks



Arch&Platf. - 20





















Arch&Platf. - 30





Petru Eles, IDA, LiTH

Hardware/Software Codesign





• <u>Soft cores</u>: synthesizable RTL or behavioral descriptions.



Petru Eles, IDA, LiTH

Flexibility can provide opportunities like e.g. adding application specific instructions to a processor core by modifying the behavioral description.

maximal flexibility







```
Hardware/Software Codesign
```



### Summary (cont'd)

- Reuse is a key technique in order to achieve high design productivity. Cores to be reused can be from interfaces and decoders to filters and processors.
- The three types of cores differ in their flexibility, predictability, and the effort needed for integration: hard, firm, and soft cores.
- Reconfigurable systems can provide good flexibility and, at the same time, many of the advantages of classical hardware implementation. They are mainly used for software acceleration and prototyping.