


Transformational Design Basics

1. Introduction
2. Unified design representations
3. ETPN
4. The ETPN transformation process.
5. Basic ETPN transformations



Transformational Approach to HLS




- Optimization heuristics
- Correctness by construction
- Integration of several synthesis tasks
- Several criteria can be considered simultaneously:
 - performance/cost trade-offs
 - power consumption and testability
 - geometry information
 - pre-specified partial structure (design re-use)

Unified Design Representation

- Used to capture the intermediate results of the transformational process.
- Data flow and control flow information must be *explicitly* represented.
- **Expressiveness:** It should represent both the structural and behavioral aspects of a design.
- **Concurrency:** It must be able to deal naturally with concurrency of computations.
- **Modularity:** It should support decomposition of systems in a clear and well-defined way.
- **Interface:** It should represent a design to the designers in a convenient way, best by means of graphics.
- **Formalness:** It should have a precisely defined semantics so that an equivalent relation between different designs can be proved.



Extended Timed Petri Nets (ETPN)



Scheduling

**Allocation and
Binding**

Timed Petri net

Directed graph

Microprogram

RTL net-list



The Basic Petri Net Model

$PN = (P, T, A, M)$

$P = \{p_1, p_2, \dots, p_n\}$, a set of *places*;


$T = \{t_1, t_2, \dots, t_m\}$, a set of *transitions*;

$A \subseteq (P \times T) \cup (T \times P)$, a set of input and output *arcs*;


$M = \{m_1, m_2, \dots, m_n\}$, the initial *marking*.

Execution rule: an *enabled* transition can be *fired* at any time to generate a new marking.

Ex.



Partial Ordering in ETPN



Floating point multiplication example

$$8.4 \text{ e}2 \times 9.4 \text{ e}3 = 78.96 \text{ e}5 = 7.896 \text{ e}6$$

S1: addition of exponents

S2: multiplication of mantissa

S3: normalization of the results



Formal Definition of ETPN

A data path, $\mathbf{D} = (\mathbf{V}, \mathbf{I}, \mathbf{O}, \mathbf{A}, \mathbf{B})$:


$\mathbf{V} = \{V_1, V_2, \dots, V_n\}$ is a finite set of *vertices* each of which represents a data manipulation or storage unit;

$\mathbf{I} = \mathbf{I}(V_1) \cup \mathbf{I}(V_2) \cup \dots \cup \mathbf{I}(V_n)$ with $\mathbf{I}(V_j)$ = the set of *input ports* associated with vertex V_j ;

$\mathbf{O} = \mathbf{O}(V_1) \cup \mathbf{O}(V_2) \cup \dots \cup \mathbf{O}(V_n)$ with $\mathbf{O}(V_j)$ = the set of *output ports* associated with vertex V_j ;

$\mathbf{A} \subseteq \mathbf{O} \times \mathbf{I} = \{ \langle O, I \rangle \mid O \in \mathbf{O}, I \in \mathbf{I} \}$ is a finite set of *arcs* each connecting an output port to an input port;

$\mathbf{B} : \mathbf{O} \rightarrow 2^{\mathbf{OP}}$ is a mapping from output ports to sets of operations; $\mathbf{OP} = \{OP_1, OP_2, \dots, OP_m\}$ is a finite set of *operations* which is divided into the *sequential* subset **SEQ** and the *combinatorial* subset **COM**.



Formal Definition of ETPN (Cont'd)

A data/control flow system, $\Gamma = (\mathbf{D}, \mathbf{S}, \mathbf{T}, \mathbf{F}, \mathbf{C}, \mathbf{G}, \mathbf{R}, M_o)$:

$\mathbf{D} = (\mathbf{V}, \mathbf{I}, \mathbf{O}, \mathbf{A}, \mathbf{B})$ is a data path;

$\mathbf{S} = \{S_1, S_2, \dots, S_n\}$ is a finite set of *S-elements*;

$\mathbf{T} = \{T_1, T_2, \dots, T_m\}$ is a finite set of *T-elements*;

$\mathbf{F} \subseteq (\mathbf{S} \times \mathbf{T}) \cup (\mathbf{T} \times \mathbf{S})$ is a binary relation, called the *control flow relation*;

$\mathbf{C} : \mathbf{S} \rightarrow 2^{\mathbf{A}}$ is a mapping from control places to sets of arcs of the given data path; an arc A_i is *controlled* by a control place S_j if $A_i \in \mathbf{C}(S_j)$;


$\mathbf{G} : \mathbf{O} \rightarrow 2^{\mathbf{T}}$ is a mapping from output ports of data path vertices to sets of transitions; a transition T_i is *guarded* by an output port O_j if $T_i \in \mathbf{G}(O_j)$;

$\mathbf{R} : \mathbf{S} \rightarrow 2^{(\mathbf{O} \times \mathbf{OP})}$ is a mapping from control places to sets of pairs consisting of an output port and an operation; an output port/operation pair $\langle O_i, OP_j \rangle$ is *selected* by S_k if $\langle O_i, OP_j \rangle \in \mathbf{R}(S_k)$;


$M_o : \mathbf{S} \rightarrow \{0, 1\}$ is an *initial marking* function.



An ETPN Example



Control Part



Data Path

IP : input pin, OP : output pin, R : register,
 + : adder, > : comparator, C : condition,
 "0" : constant 0, "1" : constant 1.

```

BEGIN
  y := 0;
  x := 1;
  WHILE x > 0 DO
  BEGIN
    Read(x);
    y := y + x;
  END;
  Write(y);
END;
  
```




Execution Rules

- 1) A marking is an assignment of *tokens* to the places. Initially there is a token in each of the initial places, i.e., place S_i such that $M_o(S_i) = 1$.
- 2) A transition T is *enabled* at a marking M if and only if for every S such that $(S, T) \in \mathbf{F}$, we have $M(S) \geq 1$.
- 3) A transition T may be *fired* when it is enabled and the guarding condition is true.
- 4) Firing an enabled transition T removes a token from each of its input places and deposits a token in each of its output places, resulting in a new marking.
- 5) $v(P)$ denotes the data value present at input or output port P . When a control place holds a token, its associated arcs in the data path will open for data to flow.
- 6) For each output port O of a vertex V , $v(O) = OP(v(I(V)))$, where $OP \in \mathbf{B}(O)$, $\langle O, OP \rangle$ is selected and $OP \in \mathbf{COM}$. If $OP \in \mathbf{SEQ}$, it is assumed that O has memory capability and $v(O)$ remains the same until it is changed.
- 7) If none of the connected arcs of an input port I is active, $v(I)$ is *undefined*.



Compiling VHDL to ETPN






An Example

...


```

S1: A:=1;
S2: X:=1;
S3: while 100>=X loop
S4:   V:=V*2;
S5:   X:=X+1;
      end loop;
S6: R:=V+A;
  
```

...




IF Statements



```

...
if C then
  sequence_1
else
  sequence_2
end if;
...

```



```

...
if C1 then
  sequence_1
elseif C2 then
  sequence_2
else
  sequence_3
end if;
...



```



ETPN to RTL Mapping

- Each data path node is implemented by a RTL component from a module library.
- The control part is mapped into a FSM notation, which can then be implemented as microprogram, PLA, or random logic.

FSM Generation (ASAP Scheduling)



$M_0 : S_0 \text{ exit TRUE} \rightarrow M_1;$
 $M_1 : S_1, S_2, S_3 \text{ exit TRUE} \rightarrow M_2;$
 $M_2 : S_4, S_5, S_6 \text{ exit TRUE} \rightarrow M_3;$
 $M_3 : S_4, S_7, S_8 \text{ exit } C_1 \rightarrow M_4;$
 $\text{exit NOT } C_1 \rightarrow M_5;$
 $M_4 : S_4, S_7, S_9 \text{ exit TRUE} \rightarrow M_5;$
 $M_5 : S_4, S_7, S_{10} \text{ exit TRUE} \rightarrow M_6;$
 $M_6 : S_{11} \text{ exit } C_2 \rightarrow M_2;$
 $\text{exit NOT } C_2 \rightarrow M_7;$
 $M_7 : S_{12}, S_{13} \text{ exit TRUE} \rightarrow M_8;$
 $M_8 : S_{14} \text{ exit};$


ETPN Transformations

- Compiler oriented transformations
- Operation scheduling oriented transformations
- Data path oriented transformations
- Control oriented transformations
- Advanced transformations (e.g., pipelining)



Compiler Oriented Transformations

- Algebraic transformations — make use of basic algebraic laws, such as *associativity*, *commutativity* and *distribution*.




Tree-height reduction transformation example.

- Common subexpression elimination
- Dead code elimination
- Constant and variable propagation
- Loop unrolling
- ...




Operation Scheduling Oriented Transformations

- Determination of the serial/parallel nature of the design.




- Division or grouping of operations into time steps.




- Change of the order of operations.

- Rescheduling transformation — introduction of dummy places into the Petri net to change the default scheduling of the operations




Data Path Oriented Transformations

- Vertex merger folds two combinatorial vertices into one
- Vertex splitter is an inverse transformation.



Control Oriented Transformations


- *Control merger* folds a set of Petri net places, that are strictly parallel (they all have the same input transition), into one place.



Control/Data Path Exchange

- Conditional statement transformation

if cond **then** $a := b + c$; **else** $a := d + e$; **end**;



Summary

- An intermediate design representation is critical to a transformational approach.
- A formal notation of semantic equivalence must be defined in order to prove that the design transformations are semantics-preserving.
- Explicit representation of parallel computations is important.
- Timing information should be explicit to facilitate performance estimation.
- If the design representation captures both scheduling and allocation information, these tasks can be integrated in a single algorithm.
- Advanced optimization techniques are required for the selection of transformations.

