






Operation	Delay (0.13um)	(0.05um)
2b ALU Operation	650ps	250ps
2b Register Read	325ps	125ps
Read 32b from 8KB RAM	780ps	300ps
Transfer 32b across chip (10mm)	1400ps	2300ps
Transfer 32b across chip (20mm)	2800ps	4600ps


























Dedicated wires vs. Network

Dedicated Wiring	On-Chip Network	
Spaghetti wiring	Ordered wiring	
Variation makes it hard to model crosstalk, returns, length, R & C.	No variation, so easy to exactly model XT, returns, R and C.	
Drivers sized for `wire model' – 99% too large, 1% too small	Driver sized exactly for wire	
Hard to use advanced signaling	Easy to use advanced signaling	
Low duty factor	High duty factor	
No protocol overhead	Small protocol overhead	

L. Benini 2004

21

