STRINGENT 1st half of 2003

Journals

1. NU Andersson, KO Andersson, JJ Wikner, M Vesterbacka: "Models and implementation of a dynamic element matching DAC", Kluwer Int. journal of analog integrated circuits and signal processing, vol 34, No 1, pp 7-16, Jan 2003.
2. LA Cortes, P Eles, Z Peng: "Modeling and formal verification of embedded systems based on a petri net representation", (accepted for publication in Journal of System Architectures).
3. E Elias, P Löwenborg, H Johansson, L Wanhammar: "Tree-structured IRR/FIR uniform-band and octave-band filter banks with very low-complexity analysis or synthesis filters", to appear in EURASIP Sign. Proc.
4. O. Gustafsson, H Johansson, L Wanhammar: "Single filter frequency masking high-speed recursive digital filters", Circuits, Syst., Signal Processing, vol 22, No 2, pp 219-238, 2003.
5. S Hsu, A Alvandpour, S Mathew, S Lu, R Krishnamurthy, S Borkar: "A 4.5 GHz 130nm 32-kb LO cache with a leakage-tolerant self reverse-bias bitline scheme", IEEE Journal of Solid-State Circuits, Vol 38, No. 5, May, pp 755-761, 2003.
6. H Johansson: "Multirate IRR filter structures for arbitrary bandwidths", accepted for publication in IEEE Trans. Circuits Syst. I.
7. H Johansson, P Löwenborg: "On the design of adjustable fractional delay FIR filters", IEEE Trans Circuits Syst. II, vol 50, No 4, pp 164-169, April 2003.
8. H Johansson, T Saramäki: "Two-channel FIR filter banks utilizing the frequency-response masking approach", Circuits, Syst., Signal Processing, vol 22, No 2, pp 157-192, 2003.
9. R. Jonsson, Q. Wahab, S. Rudner and C. Svensson, "Computational load pull simulations of SiC microwave power transistors", Solid-State Electronics, vol. 47, pp. 1921-1926, 2003.
10. E Larsson, K Arvidsson, H Fujiwara, Z Peng: "Efficient test solutions for core-based design", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems.
11. P Löwenborg, H Johansson, L Wanhammar: "Two-channel digital and hybrid analog/digital multirate filter banks with very low complexity analysis or synthesis filters", IEEE Trans. Circuits Sys II, Vol 50, No. 7, pp 355-367, July 2003.
12. P Pop, P Eles, Z Peng: "Schedulability analysis and optimization for the synthesis of multi-cluster distributed embedded systems", IEE Proceedings – Computer & Digital Techniques, (accepted for publication).
13. T Saramäki, J Yli-Kaakinen, H Johansson: "Optimization of frequency-response-masking base FIR filters", accepted for publiction in J. Circuits, Syst. Comput.
14. I Söderquist: "Globally updated mesochronous design style", IEEE Journal of Solid State Circuits, vol 38, No. 7, pp 1242-1249, July, 2003.

Conferences

1. A Alvandpour, R Krishnamurthy, D Eckerbert, S Apperson, B Bloechel, S Borkar: "A 3.5 GHz 32mW 150nm multiphase clock generator for high-performance microprocessors", IEEE Int. solid-state circuits conference, pp 112-113, Feb 9, 2003.
2. A Alvandpour, D Somasekhar, R Krishnamurthy, V De, S Borkar, C Svensson: "Bitline leakage equalization for sub-100nm caches" to be presented at ESSCIRC, Estoril, Portugal, Nov 16-18, 2003.
3. KO Andersson, NU Andersson, M Vesterbacka, JJ Wikner: "A method of segmenting digital-to-analog converters", Proc. IEEE Southwest symposium on mixed-signal design, Las Vegas, USA, pp 32-37, Feb 23-25, 2003.

4. KO Andersson, NU Andersson, M Vesterbacka, JJ Wikner: “A 14-bit dual current-steering DAC”. Prov SSoCC´03, Eskilstuna, Sweden, April 8-9, 2003.
5. S Andersson, C Svensson, O Drugge: “Wideband LNA for a multistandard wireless receiver in 0.18 um CMOS”, ESSCIRC´2003, Estoril, Portugal, Sept 16-18,2003.
6. E Backenius, M Vesterbacka: “Characteristics of a differential D flip-flop”, Proc SSoCC´03, Eskilstuna, Sweden, April 8-9, 2003.
7. H Bengtsson, C Svensson: ”Speed study of a 2.5 Gb/s equalizer for optical communication in a 3 V 0.35 um CMOS process”, Proc SSoCC´03, Eskilstuna, April 8-9, 2003.
8. J Carlsson, W Li, K Palmkvist, L Wanhammar, S Zhuang: “A design path for design of GAL based communcation systems”, Proc. Swedish system-on-chip conference, Eskilstuna, Sweden, April 8-9, 2003.
9. J Dabrowski: “BiST model for IC RF-transceiver front-end”, 18th Int. symposium on defect and fault tolerance in VLSI systems, Cambridge, MA, USA, Nov 3-5, 2003.
10. J Dabrowski: “Loopback BiST for RF front-ends in digital transceivers”, Int. symposium on SoC, Tampere, Finland, Nov 19-21, 2003.
11. AG Dempster, O Gustafsson, JO Coleman: “Towards an algorithm for matrix multiplier blocks”, Proc European conference circuit theory design, Krakow, Poland, Sept 2003. (accepted conference publication).
12. H Eriksson, T Henriksson, P Larsson-Edefors, C Svensson: “Full-custom vs. standard-cell design flow - An adder case study”, Proc of Asia South Pacific design automation conference, Kitakyushu, Japan, pp 507-510, Jan 2003.
13. H. Eriksson, P. Larsson-Edefors, T. Henriksson and C. Svensson, **“**Full-custom vs. standard-cell design flow - an adder case study” , Proceedings of the ASP-DAC 2003 Design Automation Conference, 2003.. Asia and South Pacific , pp. 507 510, 2003.
14. K Folkesson, D Jakonis, C Svensson: “A jitter measurement technique for high-speed sampling systems”, SSoCC´03, Eskilstuna, April 8-9 2003.
15. K Folkesson, C Svensson: “An accurate ADC model in radar system simulation”, IWADC conference, Perugia, Italy, Sept 2003.
16. T Henriksson, D Liu: “Implementation of fast CRC calculation”, Proc. of Asia South Pacific design automation conference, Kitakyushu, Japan, pp 563-564, Jan 2003.
17. E Hjalmarson, R Hägglund, L Wanhammar: “A design latform for cmputer-aided design of analog amplifiers”, Proc SSoCC´03, Eskilstuna, Sweden, 8-9 April, 2003
18. E Hjalmarson, R Hägglund, L Wanhammar: “An equation-based optimization approach for analog circuit design”, Proc Int. Symp on Signals, Circuits & Systems, Iasi, Romania, July 2003.
19. E Hjalmarson, R Hägglund, L Wanhammar: “An optimization-based approach for analog circuit design”, Proc European conference on circuit theory and design, Krakow, Poland, Sept 2003.
20. E Hjalmarson, R Hägglund, L Wanhammar: “Optimization-based design space exploration on analog circuits”, Proc European conference on circuit theory and design, Krakow, Poland, Sept 2003.
21. S Hsu, B Chatterjee, M Sachdev, A Alvandpour, R Krishnamurthy, S Borkar: “A 90nm 6.5 GHz 256x64b dual supply register file with split decoder scheme”, Int symposium on VLSI circuits, pp 237-238, 2003.
22. R Hägglund, E Hjalmarson, L Wanhammar: „Using optimization to find design trade-offs in analog amplifier design”, Proc of SSoCC´03, Eskilstuna, Sweden, April 8-9, 2003.
23. D Jakonis, J Dabrowski, C Svensson: “Noise analysis of downverversion sampling mixer”, accepted to ECCTD, Krakow, Poland, 2003.

24. D Jakonis, J Dabrowski, C Svensson: “Noise reduction by sampling frequency choice in subsampling mixer”, Proc of SSoCC´03, Eskilstuna, Sweden, Apri 8-9, 2003.

25. D Jakonis, K Folkesson, J Dabrowski, C Svensson: “Downconversion sampling mixer for wideband low-IF receiver”, Proc of MIXDES, pp 208-213, Lodz, Poland, 2003.

26. D Jakonis, C Svensson: “A 1.6 GHz downconversion sampling mixer in CMOS”, Proc of IEEE ISCAS, vol 1, Bangkok, Thailand, 2003.

27. G Jervan, P Eles, Z Peng, R Ubar, M Jenihhin: “Hybrid BIST time minimization for core-based systems with STUMPS architecture”, Proc 18th Int. symposium on defect and fault tolerance in VLSI systems (DFT), Cambridge, Mass, USA, Nov 3-5, 2003.

28. G Jervan, P Eles, Z Peng, R Ubar, M Jenihhin: “Test time minimization for hybrid BIST of core-based systems”, Proc. 12th IEEE Asian test symposium (ATS), Xian, China, Nov 17-19, 2003.

29. H Johansson, P Löwenberg: “Linear programming design of linear-phase FIR filters with variable bandwidth”, Proc IEEE Symp. Circuits Syst., Bangkok, Thailand, May 25-28, 2003.

30. D Karlsson, P Eles, Z Peng: “Automatic generation of a formal verification bench for a reuse methodology”, SSoCC´03, Eskilstuna, April 8-9, 2003.

31. M Karlsson, M Vesterbacka: “A non-overlapping two-phase clock generator with adjustable duty cycle”, To apprear in Proc GigaNertz 2003 Symp., Linköping, Sweden, Nov 4-5, 2003.

32. M Karlsson, M Vesterbacka: ” A robust non-overlapping two-phase clock generator”, Proc SSoCC´03, Eskilstuna, Sweden, April 8-9, 2003.

33. M Karlsson, M Vesterbacka, W Kulesza: “ Design of digit-serial pipelines with merged logic and latches”, To appear in Proc. Norchip 2003, Riga, Latvia, Nov 10-11, 2003.

34. M Karlsson, M Vesterbacka, M Kulesza: ”Ripple-carry versus carry-look-ahead digit-serial adders”, To appear in Proc Norchip 2003, Riga, Latvia, Nov 10-11, 2003.

35. CH Kim, K Roy, S Hsu, A Alvandpour, R Krishnamurthy, S Borkar: “A process variation compensating technique for sub-90nm dynamic circuits”, Int. symposium on VLSI circuits, pp 205-206, 2003.

36. A Larsson, E Larsson, P Eles, Z Peng: “Buffer and controller minimisation for time-constrained testing of system-on-chip”, Proc 18th Int. symposium on defect and fault tolerance in VLSI systems (DFT), Cambridge, Mass, USA, Nov 3-5, 2003.

37. E Larsson, H Fujiwara: “Test resoruce partitioning and optimization for SOC designs, IEEE VLSI Test Symposium (VTS`03), Napa, USA, April 27–May 1, 2003.

38. E Larsson, Z Peng: “A reconfigurable power-conscious core wrapper and its application to SOC test scheduling”, IEEE Int. test conference (ITC´03), Charlotte, NC, USA, September 30-Oct 2, 2003.

39. E Larsson, J Pouget, Z Peng: “System-on-chip test scheduling based on defect probability”, Int. test synthesis workshop (ITSW), Santa Barbara, CA, USA, March 31-April 2, 2003.

40. E Larsson, J Pouget, Z Peng: “Defect probability-based system-on-chip test scheduling”, Proc. 6th IEEE international workshop on design and diagnostics of electronics circuits and systems (DDECS´03), Poznan, Poland, April 14-16, 2003.

41. W Li, L Wanhammar: “Low power design for data dependence”, Proc SSoCC´03, Eskilstuna, Sweden, April 8-9, 2003.

42. S Natarajan, A Alvandpour: “High performance and SER insensitive memories” to be presented at IMC, Perth, Australia, Dec 2003.

43. S Natarajan, A Alvandpour: “Ultra low power ferroelectric memories for SoC´s”, to be presented at IMS, Perth, Australia, Dec, 2003.

44. S Natarajan, A Alvandpour: “SoC versus SIP: What makes sense?”, to be presented at IMC, Perth, Australia, Dec, 2003.

45. U Nordqvist: "Power efficient packet buffering in a protocol processor", Swedish system-on-chip conference (SSoCC´03), Eskilstuna, Sweden, April 2003.

46. U Nordqvist: "Power efficient packet buffering in a protocol processor", Swedish system-on-chip conference (SSoCC´03), Eskilstuna, Sweden, April 8-9, 2003.

47. U Nordqvist, D Liu: "Packet classification and termination in a protocol processor", HPCA9 workshop on network processor, Anaheim, USA, pp 88-99, Feb 2003.

48. H Ohlsson, O Gustafsson, W Li, L Wanhammar: "An environment for design and implementation of energy efficient digital filters", Proc. SSoCC´03, Eskilstuna, Sweden, April 8-9, 2003.

49. M Olsson: "Implementation of an IEEE802.11a syncronizer", Proc SSoCC´03, Eskilstuna, Sweden, April 8-9, 2003.

50. Z Peng: "System-on-chip test optimization", Proc. International East-west design & test conference (EWDTC), Alushta, Ukraine, Sept 17-21, 2003.

51. T Pop, P Eles, Z Peng: "Design optimization of mixed time/event-triggered distributed embedded systems", Proceedings of the IEEE/ACM/IFIP international conference on HW/SW codesign and system synthesis (CODES+ISSS 2003), Newport Beach, California 2003, (accepted for publication).

52. T Pop, P Eles, Z Peng: "Schedulability analysis for distributed heterogeneous time/event-triggered real-time systems", Proceedings of the 15th Euromicro conference on real-time systems, Porto, Portugal, pp 257-266, 2003.

53. P Pop, P Eles, Z Peng: "Schedulability analysis and optimization for the synthesis of multi-cluster distributed embedded systems", Proceedings of Design, Automation & Test in Europe conference, , Munich, Germany, pp 184-189, 2003.

54. J Pouget, E larsson, Z Peng: "SOC test time minimization under multiple constraints", Proc. 12th IEEE Asian test symposium (ATS), Xian, China, Nov 17-19, 2003.

55. J Pouget, E Larsson, Z Peng, M-L Flottes, B Rouzeyre: "An efficient approach to SoC wrapper design, TAM configuration and test scheduling, Proc. European test workshop (ETW), Maastricht Netherlands, May 25-28, 2003.

56. L Rosenbaum, P Löwenborg, H Johansson: "Cosine and sine modulated filter banks utilizing the frequency-response masking approach", Proc IEEE Symp. Circuits Syst., Bangkok, Thailand, May 25-28, 2003.

57. M Sinha, A Alvandpour, W Burleson: "High-performance and low-voltage sense-amplifier techniques for sub-90nm SRAM", to be presented at IEEE Int. SOC conference, Portland, Oregon, Sept 17-20, 2003.

58. M Sinha, S Hsu, A Alvandpour, W Burleson, R Krishnamurthy, S Borkar: "Low voltage sensing techniques and secondary design issues for sub90nm caches", To be presented at ESSCIRC, Perugia, Protygal, Sept 16-18, 2003.

59. E Säll: "A 1.8V 10-bit 80MS/s low power track-and-hold circuit in a 0.18µ process", Proc IEEE Int. symposium on circuits and systems, Bankok, Thailand, May 2003.

60. C. Svensson: "Forty years of Feature-Size Predictions (1962-2002)", 2003 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Vol. 46, pp. S28-S29, 2003.

61. C. Svensson: "Prospects and limits of electrical interconnects", invited paper, Symposium of Short-Distance Optical Interconnects – From Backplanes to Intrachip Communication, Chalmers Univ. of Technology, Gothenburg, March 7, 2003.

62. E Tell, D Liu: "A suitable channel equalization scheme for IEEE 802.11b", Proc. of Swedish system-on-chip conference (SScCC), Eskilstuna, Sweden, April 8-9, 2003.

63. E Tell, M Olausson, D Liu: "A general DSP processor at the cost of 23k gates and ½ a man-year design time", Proc. of Int. conference on acoustics, speech and signal processing (ICASSP), Hong Kong, Vol 2, pp 657-660, April 2003.

64. E Tell, O Seger, D Liu: “A converged hardware solution for FFT, DCT and walsh transform”, Proc of the Int. symposium on signal processing and its applications (ISSPA), Paris France, Vol I, pp609-612, July 2003.
65. D Wiklund: “Mesochronous clocking and communication in on-chip networks”, Proc. Swedish system-on-chip conference (SSoCC´03), Eskilstuna, April 8-9, 2003.
66. S Wiklund, D Liu: “SocBUS: Switched network on chip for hard real time systems”, Proc. of the Int. parallel and distributed processing symposium (IPDPS), Nice, France, April 2003.

Book chapter

1. E Larsson, Z Peng: “An integrated framework for the design and optimization of SOC test solutions”, a book chapter in SPC (System-on-Chip) testing for plug and play test augomation (K. Chakrabarty, editor), Kluwer Academic Publisher, 2003.
2. U Nordqvist, D Liu: “Chapter 8” to appear in Network Processors: Issue and Practices, Vol 2, November 2003.
3. C. Svensson, “Low-Power and Low-Voltage Communication for SoC’s”, to be published in Low-Power Electronics Design, C. Piguet, ed., CRC Press, 2003.

Licenciate - thesis

1. Kalle Folkesson: “ADC modeling for system simulation”. LiU-TEK-LIC-2003:26, Thesis No. 1027, June 19, 2003.
2. Weidong Li: “Studies on implementation of low power FFT processors”. Linköping studies in science and technology, Thesis No. 1030, 2003.
3. Ulf Nordqvist: “A programmable network interface accelerator”. Linköping studies in science and technology, Thesis No 998, Jan 27, 2003.
4. Henrik Ohlsson: “Studies on implementation of digital filters with high throughput and low power consumption”. Linköping studies in science and technology, Thesis No. 1031, June 2003.
5. Traian PoP: “Scheduling and optimisation of heterogenous time/event-triggered distributed embedded systems”. June 10, 2003.
6. Daniel Wiklund: “An on-chip network architecture for hard rel time systems”, Linköping studies in science and technology, Thesis No 996, Jan 24, 2003.

PhD - thesis

1. Tomas Henriksson: “Intra-packet data-flow protocol processor”. Linköping studies in science and technology, Dissertation No. 813, 2003.
2. Paul Pop: “Analysis and synthesis of communication-intensive heterogeneous real-time systems”. Linköping studies in science and technology. Dissertations, No 833, 2003. ISBN 91-7373-683-x.
3. Annika Rantzer: “Photo diodes for machine vision”. Linköping studies in sience and technology. Dissertation, No 799, 2003. ISBN 91-7373-602-3, March 2003.