

DF00100 Advanced Compiler Construction

TDDC86 Compiler Optimizations and Code Generation

# **Register Allocation**

Christoph Kessler, IDA, Linköping University



## **Register Allocation**

- Register Allocation: Determines values (variables, temporaries, constants) to be kept when in registers
- Register Assignment: Determine in which physical register such a value should reside.
- Essential for Load-Store Architectures
- □ Reduce memory traffic ( $\rightarrow$  memory / cache latency, energy)
- Limited resource
- □ Values that are alive simultaneously cannot be kept in the same register
- Strong interdependence with instruction scheduling
  - scheduling determines live ranges
  - spill code needs to be scheduled
- Local register allocation (for a single basic block) can be done in linear time (see function getreg() in the Dragon Book).
- Global register allocation (with minimal spill code) is NP-complete. Can be modeled as a graph coloring problem [Ershov'62] [Cocke'71].



### Live range

(Here, variable = program variable or temporary)

- A variable is being **defined** at a program point if it is written (given a value) there.
- A variable is used at a program point if it is read (referenced in an expression) there.
- A variable is **alive** at a point if it is referenced there or at some following point that has not (may not have) been preceded by any definition.
- A variable is reaching a point if an (arbitrary) definition of it, or usage (because a variable can be used before it is defined) reaches the point.
- A variable's live range is the area of code (set of instructions) where the variable is both alive and reaching.
  - does not need to be consecutive in program text.



## **Local Register Allocation**

For variable v and basic block  $B_i$ :

### $netsave(v,i) = #uses_i \cdot usesave + #defs_i \cdot defsave$ $- l \cdot ldcost \qquad (l = 1 \text{ if } Load(v) \text{ needed at beg. of } B_i, 0 \text{ otherw.})$ $- s \cdot stcost \qquad (s = 1 \text{ iff } Store(v) \text{ needed at end of } B_i, 0 \text{ otherw.})$

For loop *L* estimate benefit of keeping v in a register:

$$benefit(v,L) = 10^{depth(L)} \cdot \sum_{i \in blocks(L)} netsave(v,i)$$

with *R* registers available:

allocate the R objects v with greatest benefit in L

moves may be necessary instead of Load(v) / Store(v)if v could reside in (different) registers in  $Pred(B_i)$ ,  $B_i$ ,  $Succ(B_i)$ add worst-case terms  $|Pred(v)| \cdot mvcost$ ,  $|Succ(v)| \cdot mvcost$ 

C. Kessler, IDA, Linköping University



## **Register Allocation for Loops**





### **Global Register Assignment by Graph Coloring**

[Ershov'62] [Cocke'71] [Chaitin et al.'81] [Chaitin'82] [Chow/Hennessy'84,'90] [Briggs et al.'89] [Briggs'92] ...

1. allocate objects that can be assigned to registers to distinct symbolic registers s1, s2, ...

- 2. determine candidates for allocation to registers (si / webs)
- 3. build interference graph

**nodes:** allocatable objects, target machine registers **edges:** (undir.)  $\{a_i, a_j\}$  iff allocatable objects  $a_i, a_j$  simultaneously live  $\{a_i, r_j\}$  iff  $a_i$  should not reside in register  $r_j$ 

- 4. color nodes with *R* colors (*R* = #available registers) such that any two adjacent nodes have different colors
- 5. allocate each object to a register that has the same color.



## Allocatable objects: Webs (Live ranges)

web = max. union of DU-chains  $\langle d, u_1, ..., u_n \rangle$  that overlap in at least one use



+ live ranges instead of variable names  $\Rightarrow$  less constraints, less interferences

- + each web is equivalent to a symbolic register si
- + easy to determine from SSA form:

each SSA-form variable is head of a DU-chain



## **Register Allocation by Graph Coloring**

**Step 1:** Given a program with symbolic registers s1, s2, ...

Determine live ranges of all variables





## **Register Allocation by Graph Coloring**

#### □ Step 2: Build the Register Interference Graph

- Undirected edge connects two symbolic registers (si, sj) if live ranges of si and sj overlap in time
- Reserved registers (e.g. fp) interfere with all si





- **Step 3**: Color the register interference graph with k colors, where k = #available registers.
  - If not possible: pick a victim si to spill, generate spill code (store after def., reload before use)
    - This may remove some interferences.
       Rebuild the register interference graph + repeat Step 3...



This register interference graph cannot be colored with less than 4 colors, as it contains a 4-clique



## Coloring a graph with k colors

- $\square \text{ NP-complete for } k > 3$
- **Chromatic number**  $\gamma(G)$  = minimum number of colors to color a graph G
- $\Box \gamma(G) \ge c$  if the graph contains a c-clique
  - □ A *c*-clique is a completely connected subgraph of *c* nodes
- **Chaitin's heuristic** (1981):

```
S ← { s1, s2, ... } // set of spill candidates degree<k rule
while (S not empty)
choose some s in S.
if s has less than k neighbors in the graph
then // there will be some color left for s:
    delete s (and incident edges) from the graph
else modify the graph (spill, split, coalesce ... nodes) → changes IR
and restart.
// once we arrive here, the graph is empty:
color the nodes greedily in reverse order of removal.</pre>
```



## Live range coalescing = fusion of webs

- □ For a copy instruction  $sj \leftarrow si$ 
  - □ where s*i* and s*j* do not interfere
  - □ and s*i* and s*j* are not rewritten after the copy operation
- $\square Merge si and sj:$ 
  - □ patch (rename) all occurrences of s*i* to s*j*
  - update the register interference graph
- □ and remove the copy operation.







## **Conservative Coalescing**

Coalescing two live ranges u and v can increase the node degree:  $d(u\&v) > \max(d(u), d(v))$  is possible

 $\rightarrow$  may make u&v harder to color

Conservative coalescing:

coalesce only if d(u&v) < R

 $\rightarrow$  can color *u*&*v* by the naive degree < *R* heuristic



## Spilling (1)

- **Spilling** a (physical) register *r* 
  - = spilling the live range w contained in r
    - uses some memory location w.tmp (on stack, scratchpad memory, or w's home memory location)
    - insert a Store r, w.tmp immediately after each definition of w.var
    - insert a Load r, w.tmp immediately before each use of w.var
- Some interferences disappear, the interference graph must be updated.



## Spilling (2)

Heuristic choice of the best spill candidate [Bernstein et al.'89]

minimize ratio  $spillcost(w) / degree(w)^2$  etc.

 $spillcost(w) = c_{store} \cdot \sum_{def \in w} 10^{depth(def)} + c_{load} \cdot \sum_{use \in w} 10^{depth(use)} - c_{move} \cdot \sum_{copy \in w} 10^{depth(copy)}$ 

A copy instruction whose source or target is spilled can be removed.

- spill value once per block if possible
  - $\rightarrow$  avoids redundant loads and stores
- consider rematerialization as alternative to spilling



## Rematerialization

Recomputing a value to a register (rematerialization) may be cheaper than storing and reloading it, e.g. for loading constants to a register.

Modify *spillcost*(*w*) accordingly.



If a spilled value is used several times and the restored value remains live for several adjacent uses, a Load/Rematerialize is necessary only before the first of them. (= live range splitting) [Chow/Hennessy'84,'90]



## **Spilling (3)**

**Total spilling** eliminates a live range completely

- □ store after *each* definition, reload before *each* use
- Partial spilling splits a live range into several ones
  - Some reduction in interference, some spill code





## **Live Range Splitting**

- □ Long live ranges tend to interfere with many others → harder to color.
- Idea: Split up long live ranges to avoid some spilling
   reg-to-reg copy is much cheaper than memory spill
   Live range splitting = the reverse of coalescing



## **Chaitin's Register Allocator (1981)**





## **Improvement: Optimistic Graph Coloring**

G may be colorable even if v has  $\geq R$  neighbors



2-colorable but degree< 2-rule creates a spill

#### Optimistic coloring [Briggs'92]

- pick a node to spill and push it on the stack
- (postponing spilling decisions);
- proceed with degree < R-rule, color remaining graph;</li>
- reinsert the pushed node and try to color now.



3-colorable but degree< 3-rule creates a spill



## **Allocator with Briggs' improvement**





## **Hierarchical Register Allocation**

• find hierarchical structure (e.g., regions)

Callahan, Koblenz PLDI'91

- color intervals bottom-up with Chaitin-style allocator, using local and global interference information
- propagate summary information from children to parents
- top-down pass assigns the registers and places spill code
- + allocator is more sensitive to program structure
- + better placement of spill code
   (always placed outside a loop if possible)
- + smaller interference graphs considered at each step (the global interference graph is never built)





## **Hierarchical Register Allocation**



C. Kessler, IDA, Linköping University



## **Two-Step Approach**

#### Pre-Spilling phase

- Limit the remaining register pressure at any program point to the available number of physical registers
- $\square$  Can attempt for optimal spilling  $\rightarrow$

#### Graph-Coloring phase

- □ Now easier to K-color
  - Appel/George PLDI'01Ebner 2009



## **Optimal Spilling?**

- Select those live ranges for spilling whose accumulated spill cost is minimal
- Optimal (pre-)spilling and a-posteriori insertion of spill code for given instruction schedule is NP-complete even for basic blocks
  - Dynamic programming
    - e.g., Horwitz *et al*. 1966
  - Integer Linear Programming
    - e.g., Appel/George PLDI 2001
  - Most compilers use (greedy) heuristics (see above)



## **SSA-Based Register Allocation**

□ For SSA programs, the register interference graph is **chordal** 

- □ Can be *K*-colored in quadratic time!
  - Hack, Goos 2006
  - Bouchez et al. 2006
  - Brisk et al. 2009: Optimistic chordal coloring
- Optimal coalescing in spill-free SSA programs
  - Brisk et al. 2009: heuristic
  - Grund, Hack 2007: Integer Linear Programming

Optimal pre-spilling in SSA programs

• Ebner 2009: heuristic

C. Kessler, IDA, Linköping University



## **Fast Register Allocation**

- □ For JIT compilers:
  - Compilation time critical (trade-off with code quality)
  - Linear-Scan Register allocators
     Poletto, Sarkar TOPLAS 1999
     Traub, Holloway, Smith PLDI 1998



### Interdependences Register Allocation $\leftarrow \rightarrow$ Instruction Scheduling

- Determining live ranges requires a linear sequence of instructions (pre-scheduled MIR, LIR, or target code with symbolic registers)
- Spill code must be scheduled as well
  - $\rightarrow$  may destroy quality of a beforehand good schedule
- ⇒ Integration of register allocation and instruction scheduling
  - quantitative evaluation [Bradlee et al.'91]
  - integrated approaches, space-aware scheduling [Goodman/Hsu'88], [Freudenberger/Ruttenberg'92], [Pinter'93]
     [Brasier et al.'95], [Motwani et al.'95], [Kästner'97,'00],..., [K./Bednarski'01]