CODE GENERATION FOR IRREGULAR ARCHITECTURES

Page 1

- DSP Processor Features
- Constraints by Irregular Register Sets
- Memory layout for multi-banked memory
- Exploiting Address Generation Units
- Exploiting SIMD Instructions
- Energy Optimization

C. Kessler, IDA, Linköpings Universitet, 2009

Domain-specific processors



TDDC86 Compiler Optimizations and Code Generation Page 3

C. Kessler, IDA, Linköpings Universitet, 2009.

Digital Signal Processors (DSPs)

- trend towards more "general-purpose" DSPs: programmable
- · optimized for high throughput for special applications
- · used as workhorse in high-performance embedded systems
- execution time/throughput, code size, power consumption do matter
- typical features:
 - + clustered VLIW architectures
 - + non-homogeneous register sets
 - + dual memory banks
 - + address generation units
 - + SIMD parallelism on subwords
 - + MAC instruction (multiply-accumulate)

Literature

TDDC86 Compiler Optimizations and Code Generation

Books:

• Peter Marwedel, Gert Goossens (Eds.): Code Generation for Embedded Processors. Kluwer, 1995.

Page 4

Rainer Leupers:

Retargetable Code Generation for Digital Signal Processors. Kluwer, 1997. focus on retargetability / frameworks

• Rainer Leupers:

Code Optimization Techniques for Embedded Processors. Kluwer, 2000. focus on optimizations

TDDC86 Compiler Optimizations and Code Generation

C. Kessler, IDA, Linköpings Universitet, 2009.

Demands on code quality

(Critical) code for DSPs was traditionally written in assembler.

Page 5

More complex embedded software, shorter time-to-market

 \rightarrow assembler programming is no longer feasible. The lingua franca is C(++).

Compilers for embedded processors must generate extremely efficient code:

• code size

system-on-chip on-chip RAM / ROM

- performance real-time constraints
- power / energy consumption heat dissipation battery lifetime

TDDC86 Compiler Optimizations and Code Generation Page

C. Kessler, IDA, Linköpings Universitet, 2009.

More phase ordering problems: Code generation for DSPs





- mapping instructions to clusters needs information about (concurrent) need of resources
- instruction scheduling

needs information about residence of operands and instructions

Heuristic [Leupers'00] iterative optimization with simulated annealing

Not compiler-friendly:

TDDC86 Compiler Optimizations and Code Generation

· designed for efficiency, not for ease of programming

Page 6

- irregular data paths
- special purpose registers
- constrained parallelism
- advanced addressing modes
- special instructions e.g. MAC (multiply-accumulate)

But compilers traditionally preferred regular architectures ...

TDDC86 Compiler Optimizations and Code Generation Page 8

C. Kessler, IDA, Linköpings Universitet, 2009.

More phase ordering problems: Code generation for DSPs

Example: Hitachi SH3-DSP





add + NOP

add + mul

Residence constraints on concurrent execution (load + mul, add + mul, ...) Instruction scheduling and register allocation are not separable! Phase-decoupled standard methods generate code of poor quality.

Page 9

Instruction selection for DAGs - NP-complete

tree-pattern-matching algorithm (dynamic programming) works fine as a heuristic for most *regular* processor architectures



Problem: Common subexpressions could be part of multiple possibilities for covers by complex instructions — at most one can be realized.

Constraint-logic programming [Bashford'99]

TDDC86 Compiler Optimizations and Code Generation Page 1	11
--	----

C. Kessler, IDA, Linköpings Universitet, 2009.

Memory layout for dual-banked memory (2)

naive method: duplicate all data over all banks

- · load always from closest bank
- stores must be duplicated as well for consistency
- if direct moves are possible: how to schedule them?
- space requirements...

optimal partitioning is NP-complete [Garey/Johnsson'79]

heuristic Saghir/Chow/Lee ASPLOS-VII 1996:

"Exploiting dual data-memory banks in digital signal processors"

2 phases:

- (1) build bank interference graph
- (2) partition bank interference graph heuristically

Memory layout for dual-banked memory

Some VLIW architectures have multiple (typically 2) memory banks to duplicate the memory–register bandwidth

X-data	Y-data				
memory bank 1	memory bank 2				
load/store	load/store				
unit 1	unit 2				
interconnection buses					
Integer register file	Float register file				

Bar	ik 0	Bank 1		Bank 2		Bank 3		
byte 0	byte 1	2	3		4	5	6	7
8	9	10	11		12	13	14	15
:	÷	:	:		:	:		

 \rightarrow data layout problem: how to exploit parallel loads/stores?

TDDC86 Compiler Optimizations and Code Generation	Page 12	C. Kessler, IDA, Linköpings Universitet, 2009.
Memory layout for dual-ban	ked memory	(3)
Phase 1: construct bank into	erference gra	aph
• start with empty bank int	erference gra	aph
• extension of greedy list s	cheduling:	
at each zero-indegree se	et z	
place instructions from	ו z into LIW a	as long as units available
if load instruction $v \in z$ co	ould be sche	duled
but one Load/Store u	nit was alrea	dy assigned some $u \in z$
where <i>u</i> and <i>v</i> access	different var	iables $var(u)$, $var(v)$
		! requires alias analysis!
then add edge { var(u	u), $var(v)$ } to	bank interference graph
weighted	e.g. by nest	ing depth

C[:]



Page 15

Page 13

Memory layout for dual-banked memory (3)

Phase 2: partition the bank interference graph

greedy heuristic - here for 2 banks

- start with partition $P = \{V_1 = V, V_2 = \emptyset\}$, i.e., all nodes in bank 1
- cost of a partition *P*: $\sum_{i=1}^{\#banks} \sum_{\{u,v\} edge, u \in V_i, v \in V_i} w(\{u,v\})$
- repeat

move a node v from V_1 to V_2 that yields the maximum cost reduction until cost cannot be decreased further

- + 13..43% improvement in practice
- requires alias analysis, especially for array elements
- assumption of a large, general-purpose register file is unrealistic

 TDDC86 Compiler Optimizations and Code Generation
 Page 16
 C. Kessler, IDA, Linköpings Universitet, 2009

 Memory layout for dual-banked memory (4)

Extension: [Sudarsanam/Malik ICCAD'95, TODAES'2000]

Integration of bank allocation and register allocation:

- common interference graph with different kinds of edges
- minimum-cost labelling of the graph: simulated annealing heuristic

Example (cont.): Partitioning the bank interference graph

TDDC86 Compiler Optimizations and Code Generation



Page 17

Address Generation Unit (AGU)



Image source: www.address-code-optimization.org

TDDC86 Compiler Optimizations and Code Generation	Page 19
TDDC00 Complier Optimizations and Code Generation	Fayer

C. Kessler, IDA, Linköpings Universitet, 2009.

Single Offset Assignment problem (SOA)

Generation of optimal address code for computations on stack-allocated scalar variables, using 1 address register with autoincrement/decrement

- Given: Access sequence *S* (linear schedule)
- Compute: Memory layout of the variables on the stack
 that minimizes the number of extra address instructions required

Example: $S = \langle a, b, c, d, e, f, a, d, a, d, a, c, d, f, a, d \rangle$





addressing costs: $C_1 = 4$

Address generation units in DSPs (2)

Address registers used for autoincrement / -decrement addressing of

- vector elements (small constant stride through array)
 - largest potential
- scalars on the stack or in global .data segment
 - to optimize scalar code if address register left

If the next address accessed differs from the previous one only by a small constant, the AGU can be used in parallel to the ALU datapaths

 \rightarrow more throughput, as ALU is not blocked by address calculations

Examples: TI C2x/5x, Motorola 56000, ADSP-210x, ...

Autoincrement load/store instructions exist on almost all processors (sometimes called pop/push)

TDDC86 Compiler Optimizations and Code Generation Page 20

C. Kessler, IDA, Linköpings Universitet, 2009

Single Offset Assignment problem (SOA)

(one single address register + one constant offset value *r*)

Given:

- $V = \{v_1, ..., v_n\}$ local variables to be placed in the stack,
- S = ⟨s₁,...,s_l⟩ access sequence, s_i ∈ V, 1 ≤ i ≤ l (known, as this is done after scheduling),

find a bijective offset mapping $M : V \to \{0, ..., n-1\}$ (stack addresses) such that $Cost(M) = 1 + \sum_{i=1}^{l-1} z_i$ is minimized,

where $z_i = 1$ if $|M(s_{i+1}) - M(s_i)| > r$, and 0 otherwise.

(Usually, this offset for autoincrement/decrement is r = 1.)

Optimal solution: NP-complete!

TDDC86 Compiler Optimizations and Code Generation

C. Kessler, IDA, Linköpings Universitet, 2009.

Algorithms for SOA

$O(n^3)$ heuristic [Bartley'92]

Branch-and-bound algorithm [Liao et al. PLDI'95]

• build a variable affinity graph:

For each pair (s_i, s_{i+1}) in *S* increase weight of edge (s_i, s_{i+1}) by 1

• find a maximum-weight Hamiltonian path in the affinity graph by Branch&Bound, using a modified Kruskal MST algorithm

Page 21



Heuristic [Leupers'00]: genetic algorithm.

TDDC86 Compiler Optimizations and Code Generation Page 23

C. Kessler, IDA, Linköpings Universitet, 2009.

General offset assignment (GOA) problem: Example



GOA: Extension of SOA for multiple (K > 1) address registers:

Page 22

Given:

- variable (index) set $V = \{1, ..., n\}$,
- access sequence $S = \langle v_{s_1}, ..., v_{s_m} \rangle \in V^m$, where $n \leq m$, and
- range of possible autoinc/-decr. offsets,

find a K-coloring of the elements in the address sequence S

= partitioning of *S* into *K* sub-access sequences S_k , k = 1...K, each color defines a sub-access-stream $S_k = \langle v_{s_k(1)}, v_{s_k(2)}, ..., v_{s_k(m_k)} \rangle$, for each S_k , all elements appear in the same relative order as in *S* and find a data layout $\pi : V \to V$ in memory

that minimize overall cost $C_K = \sum_{k=1}^K \sum_{i=1}^n \sum_{j=1}^n c_{i,j} \cdot t_{\pi(i),\pi(j)}^{S_k}$

where $c_{i,j} \in \{0,1\}$ = cost for changing address register from $i \in V$ to $j \in V$ and $t_{i,j}^S$ = number of times where address j occurs in S directly after i.

Page 24

Exploiting SIMD instructions

TDDC86 Compiler Optimizations and Code Generation





ADD2 performs two 16-bit integer additions on the same functional unit in one clock cycle.

Operands must reside in lower and upper 16 bits of the same registers.

Most other instructions (Load, Store, Copy, ...) work on 2x16bit pairs in the same way as for 32bit words, thus same opcode.

• Requirement for load/store of 2x16bit, 4x8bit etc.:

Consecutive layout in memory, possibly alignment constraints

Instruction Selection for SIMD Instructions

Previously:

Pattern matching rule reg: ADDI (reg, reg)

Page 25

Now add 2 new nonterminals reg_hi, reg_lo (denote upper/lower register halves) and 2 new rules for ADD2:



reg_hi: ADD2 (reg_hi, reg_hi) reg_lo: ADD2 (reg_lo, reg_lo)

Beware of creating artificial dependence cycles when covering nodes with complex patterns!

(see lecture on Instruction Selection)

TDDC86 Compiler Optimizations and Code Generation Page 27

C. Kessler, IDA, Linköpings Universitet, 2009.





Preparing for Selecting SIMD Instructions

May require loop unrolling to find candidates for ADD2 matching:

Page 26

void *vector_add* (**short** *a*[], *b*[], *c*[], **unsigned int** *N*)

unsigned int i; for (i = 0; i < N; i + = 2) { a[i] = b[i] + c[i]; a[i+1] = b[i+1] + c[i+1]; }



TDDC86 Compiler Optimizations and Code Generation	Page 28	C. Kessler, IDA, Linköpings Universitet, 2009.
Energy optimization (1)		

Hardware-support for energy saving:

- Voltage scaling: reduce voltage and frequency for non-critical program regions
- Clock gating: switch off parts of a processor (e.g. float unit) if not used for a while
- Pipeline gating switch off speculation → reduces unit utilization
- Memory accesses

reduce spill code by space-aware code selection / scheduling

Other factors that can be exploited by software:

 Switching activities on buses at the bit level CMOS circuits dissipate power if a gate output changes $0 \rightarrow 1$ or $1 \rightarrow 0$ Number of ones ("weight") on buses may also influence power

Page 29

- Instruction decoding / execution: varying base costs
- Energy consumption = $\int power(t) dt$

but shorter time may not necessarily yield less energy

Energy optimization (3)

Example: Register pipelining for ARM7 Thumb [Steinke'01, '02]

optimized for energy:

C code: Loop: MOV rC int a[1000]; LDR r3, [r2,#0] MOV rC c = a; MOV r0,#28 MOV r0 for (i=1; i<100; i++) LDR r0, [r2,r0] MOV r0 { b += *c; ADD r0, r3, r0 MOV r0 b += *(c+7); ADD r1, r1, #1 LDR r1 c += 1; ADD r1, r1, #1 ADD r0 BLT Loop BLT Loop ADD r5 2096cc, 19.92µWs CMP r5		optimized for time:	Loop: ADD r3
	<pre>C code: int a[1000]; c = a; for (i=1; i<100; i++) { b += *c; b += *(c+7); c += 1; }</pre>	Loop: LDR r3, [r2,#0] ADD r3, r0, r3 MOV r0,#28 LDR r0, [r2,r0] ADD r0, r3, r0 ADD r2, r2, #4 ADD r1, r1, #1 CMP r1, #100 BLT Loop 2096cc, 19.92µWs	MOV rC MOV r2 MOV r1 MOV r1 MOV r1 MOV r2 MOV r8 LDR r1 ADD r0 ADD r4 ADD r5 CMP r5

Page 30

. . . 3, r0, r2 0, #28 2, r12 12. r11 11, r10 10. r9 9, r8 8, r1 1, [r4,r0] 0, r3, r1 4, r4, #4 5, r5, #1 5, #100 BLT Loop

2231cc, 16.47µWs

TDDC86 Compiler 0	Optimizations and Code Generation	Page 31	
_			

C. Kessler, IDA, Linköpings Universitet, 2009.

Energy optimization (4)

Simulation-based power models

- input: detailed description of the target processor
- simulate the architecture cycle by cycle with a given program
- Ex.: SimplePower [Ye et al. DAC 2000], Wattch [Brooks et al. ISCA-2000]

Measurement-based models

- · know the set of most influential factors for power consumption (for a family of processors)
- assume power(t) = linear combination of these, weighted by coefficients coefficients found by measuring current drawn for simple test sequences with an ampèremeter, by regression analysis
- Examples: [Lee et al. LCTES'01], [Steinke et al. PATMOS'01]

TDDC86 Compiler Optimizations and Code Generation Page 32 C. Kessler, IDA, Linköpings Universitet, 2009

Summary - Challenges for DSP code optimization

- Instruction-Level Parallelism, Scheduling, Data layout SIMD instructions, MAC, VLIW, clustered VLIW Address code generation and stack data layout Banked memory
- Power consumption power models instruction selection and scheduling for low-power minimize memory accesses - register allocation
- Code size reduction selective function inlining / tail merging, selective loop unrolling instruction selection (compact instruction formats)
- Retargetability Generate or parameterize optimizer from target description