






DF00100 Advanced Compiler Construction  
TDDC86 Compiler Optimizations and Code Generation



## Multi-Level Intermediate Representations

### Local CSE, DAGs, Lowering Call Sequences

### Survey of some Compiler Frameworks

Christoph Kessler, IDA,  
Linköpings universitet, 2014.














## Symbol table

- Some typical fields in a symbol table entry


Field Name	Field Type	Meaning
name	char *	the symbol's identifier
sclass	enum { STATIC, ... }	storage class
size	int	size in bytes
type	struct type *	source language data type
basetype	struct type *	source-lang. type of elements of a constructed type
machtype	enum { ... }	machine type corresponding to source type (or element type if constructed type)
basereg	char *	base register to compute address
disp	int	displacement to address on stack
reg	char *	name of register containing the symbol's value





## MIR – medium-level intermediate representation

- “language independent”
- control flow reduced to simple branches, call, return
- variable accesses still in terms of symbol table names
- explicit code for procedure / block entry / exit
- suitable for most optimizations
- basis for code generation




C. Kessler, IDA, Linköpings universitet.

19



## Flattening 1: From HIR to MIR



Christoph Kessler, IDA,  
Linköpings universitet, 2014.

## HIR→MIR (1): Flattening the expressions

- By a postorder traversal of each expression tree in the CFG:
- Decompose the nodes of the expression trees (operators, ...) into simple operations (ADD, SUB, MUL, ...)
  - Infer the types of operands and results (language semantics)
    - annotate each operation by its (result) type
    - insert explicit conversion operations where necessary
  - Flatten each expression tree (= partial order of evaluation) to a sequence of operations (= total order of evaluation) using temporary variables t1, t2, ... to keep track of data flow
    - This is static scheduling!
    - May have an impact on space / time requirements

C. Kessler, IDA, Linköpings universitet.

21

## HIR→MIR (2): Lowering Array References (1)

- HIR:  
 $t1 = a [ i, j+2 ]$
- the Lvalue of  $a [ i, j+2 ]$  is (on a 32-bit architecture)  
 $(\text{addr } a) + 4 * (i * 20 + j + 2)$
- MIR:  
 $t1 = j + 2$   
 $t2 = i * 20$   
 $t3 = t1 + t2$   
 $t4 = 4 * t3$   
 $t5 = \text{addr } a$   
 $t6 = t5 + t4$   
 $t7 = *t6$

C. Kessler, IDA, Linköpings universitet.

22

TDDC86 Compiler Optimizations and Code Generation



## HIR→MIR (2): Flattening the control flow graph

- Depth-first search of the control flow graph
- Topological ordering of the operations, starting with *entry* node
  - at conditional branches: one exit fall-through, other exit branch to a label
- **Basic blocks** = maximum-length subsequences of statements containing no branch nor join of control flow
- **Basic block graph** obtained from CFG by merging statements in a basic block to a single node

C. Kessler, IDA, Linköpings universitet.

23


## Control flow graph

- Nodes: primitive operations (e.g., quadruples)
- Edges: control flow transitions
- Example:

1: ( JEQZ, 5, 0, 0 )
2: ( ASGN, 2, 0, A )
3: ( ADD, A, 3, B )
4: ( JUMP, 7, 0, 0 )
5: ( ASGN, 23, 0, A )
6: ( SUB, A, 1, B )
7: ( MUL, A, B, C )
8: ( ADD, C, 1, A )
9: ( JNEZ, B, 2, 0 )

C. Kessler, IDA, Linköpings universitet.


24



## Basic block

- A **basic block** is a sequence of textually consecutive operations (e.g. MIR operations, LIR operations, quadruples) that contains no branches (except perhaps its last operation) and no branch targets (except perhaps its first operation).

- Always executed in same order from entry to exit
- A.k.a. *straight-line code*




C. Kessler, IDA, Linköpings universitet.

25

## Basic block graph

- Nodes: basic blocks
- Edges: control flow transitions




C. Kessler, IDA, Linköpings universitet.

26

## LIR – low-level intermediate representation

- in GCC: Register-transfer language (RTL)
- usually architecture dependent
  - e.g. equivalents of target instructions + addressing modes for IR operations
  - variable accesses in terms of target memory addresses



C. Kessler, IDA, Linköpings universitet.

27

## MIR→LIR: Lowering Variable Accesses

Seen earlier:

- HIR:  
 $t1 = a[i, j+2]$
- the Lvalue of  $a[i, j+2]$  is  
(on a 32-bit architecture)  
 $(addr a) + 4 * (i * 20 + j + 2)$
- MIR:  
 $t1 = j + 2$   
 $t2 = i * 20$   
 $t3 = t1 + t2$   
 $t4 = 4 * t3$   
 $t5 = \text{addr } a$   
 $t6 = t5 + t4$   
 $t7 = *t6$

- Memory layout:
  - Local variables relative to procedure frame pointer fp
  - $j$  at  $fp - 4$
  - $i$  at  $fp - 8$
  - $a$  at  $fp - 216$
- LIR:  
 $r1 = [fp - 4]$   
 $r2 = r1 + 2$   
 $r3 = [fp - 8]$   
 $r4 = r3 * 20$   
 $r5 = r4 + r2$   
 $r6 = 4 * r5$   
 $r7 = fp - 216$   
 $f1 = [r7 + r6]$


C. Kessler, IDA, Linköpings universitet.

28

TDDC86 Compiler Optimizations and Code Generation

## Example: The LCC-IR

- LIR – DAGs (Fraser, Hanson '95)




C. Kessler, IDA, Linköpings universitet.

29

DF00100 Advanced Compiler Construction  
TDDC86 Compiler Optimizations and Code Generation



## Flattening 2: From MIR to LIR



Christoph Kessler, IDA,  
Linköpings universitet, 2014.

## MIR→LIR: Storage Binding

- mapping variables (symbol table items) to addresses
- (virtual) register allocation
- procedure frame layout implies addressing of formal parameters and local variables relative to frame pointer fp, and parameter passing (call sequences)
- for accesses, generate Load and Store operations
- further lowering of the program representation

C. Kessler, IDA, Linköpings universitet.

31



## MIR→LIR translation example

MIR:

$a = a * 2$

$b = a + c[1]$

LIR, bound to storage locations:

$r1 = [gp+8] // \text{Load}$   
 $r2 = r1 * 2$   
 $[gp+8] = r2 // \text{store}$   
 $r3 = [gp+8]$   
 $r4 = [fp - 56]$   
 $r5 = r3 + r4$   
 $[fp - 20] = r5$

LIR, bound to symbolic registers:

$s1 = s1 * 2$   
 $s2 = [fp - 56]$   
 $s3 = s1 + s2$

Storage layout:  
Global variable a addressed relative  
to global pointer gp  
local variables b, c relative to fp

C. Kessler, IDA, Linköpings universitet.


32

TDDC86 Compiler Optimizations and Code Generation



## MIR→LIR: Procedure call sequence (0)

[Muchnick 5.6]



C. Kessler, IDA, Linköpings universitet.

33

TDDC86 Compiler Optimizations and Code Generation



## MIR→LIR: Procedure call sequence (1)

[Muchnick 5.6]

**MIR call instruction** assembles arguments and transfers control to callee:

- evaluate each argument (reference vs. value param.) and
  - push it on the stack, or write it to a parameter register
- determine code address of the callee (mostly, compile-time or link-time constant)
- store caller-save registers (usually, push on the stack)
- save return address (usually in a register) and branch to code entry of callee.

C. Kessler, IDA, Linköpings universitet.

34



## MIR→LIR: Procedure call sequence (2)

### Procedure prologue

executed on entry to the procedure

- save old frame pointer fp
- old stack pointer sp becomes new frame pointer fp
- determine new sp (creating space for local variables)
- save callee-save registers



## MIR→LIR: Procedure call sequence (3)

### Procedure epilogue

executed at return from procedure

- restore callee-save registers
- put return value (if existing) in appropriate place (reg/stack)
- restore old values for sp and fp
- branch to return address

### Caller cleans up upon return:

- restore caller-save registers
- use the return value (if applicable)

C. Kessler, IDA, Linköpings universitet.

35

36






## From Trees to DAGs: Common Subexpression Elimination (CSE)

E.g., at MIR→LIR Lowering

Christoph Kessler, IDA,  
Linköpings universitet, 2014.

### Local CSE on MIR produces a MIR DAG

1.  $c = a$
2.  $b = a + 1$
3.  $c = 2 * a$
4.  $d = -c$
5.  $c = a + 1$
6.  $c = b + a$
7.  $d = 2 * a$
8.  $b = c$



C. Kessler, IDA, Linköpings universitet.

39

## From Trees to DAGs: Local CSE

start with an empty DAG.

```

for each (MIR) operation  $v = ( t, op, u_1, u_2 )$   $t \leftarrow u_1 op u_2$ 
  for each operand  $u_i$  of  $v$ 
    if  $u_i$  not yet represented by a DAG node  $d_i$ 
      create DAG leaf node  $d_i \leftarrow \text{new dagnode}( u_i, LEAF, NULL, NULL )$ 
      // LEAF denotes a value live on entry to basic block
    if there is no parent node  $p$  of all  $d_i$  with operator  $op$  in the DAG
      create  $p \leftarrow \text{new dagnode}( v, op, d_1, d_2 )$ 
      label  $p$  with  $t$  // result (temp.) variable
      remove  $t$  as label of any other node in the DAG
  for all non-removed labels create assignments.
  
```

C. Kessler, IDA, Linköpings universitet.

38

TDDC86 Compiler Optimizations and Code Generation

### LIR→VLIR: Instruction selection

- LIR has often a lower level of abstraction than most target machine instructions (esp., CISC, or DSP-MAC).
- One-to-one translation LIR-operation to equivalent target instruction(s) (“macro expansion”) cannot make use of more sophisticated instructions
- Pattern matching necessary!

C. Kessler, IDA, Linköpings universitet.

41



### LIR / VLIR: Register Allocation

- Example for a SPARC-specific VLIR

```

int a, b, c, d;
c = a + b;
d = c + 1;
  
```

```

ldw a, r1
ldw b, r2
add r1, r2, r3
stw r3, addr c
ldw addr c, r3
add r3, 1, r4
stw r4, addr d
  
```

```

add r1, r2, r3
add r3, 1, r4
  
```

There is a lot to be gained by good register allocation!

C. Kessler, IDA, Linköpings universitet.

42



## On LIR/VLIR: Global register allocation

### ■ Register allocation

- determine what values to keep in a register
- “symbolic registers”, “virtual registers”

### ■ Register assignment

- assign virtual to physical registers
- Two values cannot be mapped to the same register if they are alive simultaneously, i.e. their live ranges overlap (depends on schedule).

C. Kessler, IDA, Linköpings universitet.

43



## On LIR/VLIR: Instruction scheduling

### ■ reorders the instructions (LIR/VLIR)

(subject to precedence constraints given by dependences) to minimize

- space requirements (# registers)
- time requirements (# CPU cycles)
- power consumption
- ...

C. Kessler, IDA, Linköpings universitet.

44



## Remarks on IR design (1) [Cooper'02]

AST? DAGs? Call graph? Control flow graph? Program dep. graph? SSA? ...

- Level of abstraction is critical for implementation cost and opportunities:
  - representation chosen affects the entire compiler

### Example 1: Addressing for arrays and aggregates (structs)

- source level AST: hides entire address computation  $A[i+1][j]$
  - pointer formulation: may hide critical knowledge (bounds)
  - low-level code: may make it hard to see the reference
- “best” representation depends on how it is used
- for dependence-based transformations: source-level IR (AST, HIR)
  - for fast execution: pointer formulation (MIR, LIR)
  - for optimizing address computation: low-level repr. (LIR, VLIR, target)

C. Kessler, IDA, Linköpings universitet.

45



## Remarks on IR Design (2)

**Example 2:** Representation for comparison&branch

- fundamentally, 3 different operations:
  - Compare → convert result to boolean → branch combined in different ways by processor architects
- “best” representation may depend on target machine
- $r7 = (x < y)$        $\text{cmp } x \text{ } y \text{ (sets CC)}$        $r7 = (x < y)$   
 $\text{br } r7, L12$        $\text{brLT } L12$        $[r7] \text{ br } L12$
- → design problem for a retargetable compiler

C. Kessler, IDA, Linköpings universitet.

46




## Summary

### ■ Multi-level IR

- Translation by lowering
- Program analyses and transformations can work on the most appropriate level of abstraction
- Clean separation of compiler phases
- Compiler framework gets larger and slower

**Lowering:**  
Gradual loss of source-level information  
Increasingly target dependent



C. Kessler, IDA, Linköpings universitet.

47



DF00100 Advanced Compiler Construction  
TDDC86 Compiler Optimizations and Code Generation



## APPENDIX – For Self-Study

### Compiler Frameworks


#### A (non-exhaustive) survey

with a focus on open-source frameworks

Christoph Kessler, IDA,  
Linköpings universitet, 2014.

## LCC (Little C Compiler)

- Dragon-book style C compiler implementation in C
- Very small (20K Loc), well documented, well tested, widely used
- Open source: <http://www.cs.princeton.edu/software/lcc>
- Textbook *A retargetable C compiler* [Fraser, Hanson 1995] contains complete source code
- One-pass compiler, fast
- C frontend (hand-crafted scanner and recursive descent parser) with own C preprocessor
- Low-level IR
  - Basic-block graph containing DAGs of quadruples
  - No AST
- Interface to IBURG code generator generator
  - Example code generators for MIPS, SPARC, Alpha, x86 processors
  - Tree pattern matching + dynamic programming
- Few optimizations only
  - local common subexpr. elimination, constant folding
- Good choice for source-to-target compiling if a prototype is needed soon



C. Kessler, IDA, Linköpings universitet.

49

## GCC 4.x

- Gnu Compiler Collection (earlier: Gnu C Compiler)
- Compilers for C, C++, Fortran, Java, Objective-C, Ada ...
- sometimes with own extensions, e.g. Gnu-C
- Open-source, developed since 1985
- Very large
- 3 IR formats (all language independent)
  - GENERIC: tree representation for whole function (also statements)
  - GIMPLE (simple version of GENERIC for optimizations) based on trees but expressions in quadruple form. High-level, low-level and SSA-low-level form.
  - RTL (Register Transfer Language, low-level, Lisp-like) (the traditional GCC-IR) only word-sized data types; stack explicit; statement scope
- Many optimizations
- Many target architectures
- Version 4.x (since ~2004) has strong support for retargetable code generation
  - Machine description in .md file
  - Reservation tables for instruction scheduler generation
- Good choice if one has the time to get into the framework



C. Kessler, IDA, Linköpings universitet.

50

## Open64 / ORC Open Research Compiler


- Based on SGI Pro-64 Compiler for MIPS processor, written in C++, went open source in 2000
- Several tracks of development (Open64, ORC, ...)
- For Intel Itanium (IA-64) and x86 (IA-32) processors. Also retargeted to x86-64, Ceva DSP, Tensilica, XScale, ARM ... "simple to retarget" (?)
- Languages: C, C++, Fortran95 (uses GCC as frontend), OpenMP and UPC (for parallel programming)
- Industrial strength, with contributions from Intel, Pathscale, ...
- Open source: [www.open64.net](http://www.open64.net), [ipf-orc.sourceforge.net](http://ipf-orc.sourceforge.net)
- 6-layer IR:
  - WHIRL (VH, H, M, L, VL) – 5 levels of abstraction
    - ▶ All levels semantically equivalent
    - ▶ Each level a lower level subset of the higher form
  - and target-specific very low-level CGIR
- Many optimizations, many third-party contributed components

C. Kessler, IDA, Linköpings universitet.

51



## Open64 WHIRL



C. Kessler, IDA, Linköpings universitet.

52



## LLVM

[llvm.org](http://llvm.org)




- LLVM (Univ. of Illinois at Urbana Champaign)
  - "Low-level virtual machine"
  - Front-ends (Clang, GCC) for C, C++, Objective-C, Fortran, ...
  - One IR level: a LIR + SSA-LIR,
    - ▶ linearized form, printable, shippable, but target-dependent,
    - ▶ "LLVM instruction set"
  - compiles to many target platforms
    - ▶ x86, Itanium, ARM, Alpha, SPARC, PowerPC, Cell SPE, ...
    - ▶ And to low-level C
  - Link-time interprocedural analysis and optimization framework for whole-program analysis
  - JIT support available for x86, PowerPC
  - Open source

C. Kessler, IDA, Linköpings universitet.

53







## VEX Compiler

- VEX: "VLIW Example"
  - Generic clustered VLIW Architecture and Instruction Set
- From the book by Fisher, Faraboschi, Young: *Embedded Computing*, Morgan Kaufmann 2005
  - [www.vliw.org/book](http://www.vliw.org/book)
- Developed at HP Research
  - Based on the compiler for HP/ST LX (ST200 DSP)
- Compiler, Libraries, Simulator and Tools available in binary form from HP for non-commercial use
  - IR not accessible, but CFGs and DAGs can be dumped or visualized
- Transformations controllable by options and/or #pragmas
  - Scalar optimizations, loop unrolling, prefetching, function inlining, ...
  - Global scheduling (esp., trace scheduling), but no software pipelining



C. Kessler, IDA, Linköpings universitet.

54



## Example for CoSy EDL (Engine Description Language)

- Component classes (engine class)
- Component instances (engines)
- Basic components are implemented in C
- Interaction schemes (cf. skeletons) form complex connectors
  - SEQUENTIAL
  - PIPELINE
  - DATAPARALLEL
  - SPECULATIVE
- EDL can embed automatically
  - Single-call-components into pipes
  - $p < >$  means a stream of p-items
  - EDL can map their protocols to each other ( $p$  vs  $p < >$ )

```

ENGINE CLASS optimizer ( procedure p )
{
  ControlFlowAnalyser cfa;
  CommonSubExprEliminator cse;
  LoopVariableSimplifier lvs;
  PIPELINE cfa(p); cse(p); lvs(p);

ENGINE CLASS compiler ( file f )
{
  ...
  Token token;
  Module m;
  PIPELINE // lexer takes file, delivers token stream:
  lexert( IN f, OUT token<> );
  // Parser delivers a module
  parser( IN token<>, OUT m );
  sema( m );
  decompose( m, p < > );
  // here comes a stream of procedures
  // from the module
  optimizer( p < > );
  backend( p < > );
}

```

C. Kessler, IDA, Linköpings universitet.



## Evaluation of CoSy

- The outer call layers of the compiler are generated from view description specifications
  - Adapter, coordination, communication, encapsulation
  - Sequential and parallel implementation can be exchanged
  - There is also a non-commercial prototype
    - [Martin Alt: *On Parallel Compilation*. PhD thesis, 1997, Univ. Saarbrücken]
- Access layer to the repository must be efficient (solved by generation of macros)
- Because of views, a CoSy-compiler is very simply extensible
  - That's why it is expensive
  - Reconfiguration of a compiler within an hour

C. Kessler, IDA, Linköpings universitet.

62



## Source-to-Source compiler frameworks

- **Cetus**
  - C / OpenMP source-to-source compiler written in Java.
  - Open source
- **ROSE**
  - C++ source-to-source compiler
  - Open source
- **Tools and generators**
  - TXL source-to-source transformation system
  - ANTLR frontend generator
  - ...

C. Kessler, IDA, Linköpings universitet.

63



## More frameworks (mostly historical) ...

- **Some influential frameworks of the 1990s**
  - ...some of them still active today
  - **SUIF** Stanford university intermediate format, suif.stanford.edu
  - **Trimaran** (for instruction-level parallel processors) www.trimaran.org
  - **Polaris** (Fortran) UIUC
  - **Jikes RVM** (Java) IBM
  - **Soot** (Java)
  - GMD Toolbox / Cocolab **Cocktail™** compiler generation tool suite
  - and many others ...
- And many more for the embedded domain ...

C. Kessler, IDA, Linköpings universitet.

64

