




Multi-Level Intermediate Representations

Local CSE, DAGs, Lowering
Call Sequences


Survey of some Compiler Frameworks

Christoph Kessler, IDA,
Linköpings universitet, 2012.

Compiler Flow




(a) Optimizations on low-level IR only
C. Kessler, IDA, Linköpings universitet.



(b) Mixed model

Compiler Flow



(a) Optimizations on low-level IR only
C. Kessler, IDA, Linköpings universitet.

(b) Mixed model

Multi-Level IR


- Multi-level IR, e.g.
 - AST abstract syntax tree – implicit control and data flow
 - HIR high-level IR
 - MIR medium-level IR
 - LIR low-level IR, symbolic registers
 - VLIR very low-level IR, target specific, target registers
- Standard form and possibly also SSA (static single assignment) form
- Open form (tree, graph) and/or closed (linearized, flattened) form
 - For expressions: Trees vs DAGs (directed acyclic graphs)
- Translation by **lowering**
 - Analysis / Optimization engines can work on the most appropriate level of abstraction
 - Clean separation of compiler phases, somewhat easier to extend and debug
 - Framework gets larger and slower

C. Kessler, IDA, Linköpings universitet.

4

TDDC86 Compiler Optimizations and Code Generation

Example: WHIRL (Open64 Compiler)




C. Kessler, IDA, Linköpings universitet.

5

TDDC86 Compiler Optimizations and Code Generation



Multi-Level IR Overview




Christoph Kessler, IDA,
Linköpings universitet, 2012.

AST, Symbol table

Example program:

```
int a = 4;
extern void print( int );
main()
{ int b = a + 1;
  while ( b > 0 )
    b = b / 3;
  print( b );
}
```

Abstract Syntax Tree:



Symbol table:


globals (Level 0)		
Name	Type	Value
1 a	int	4
2 print	void	-
3 main	int	•

locals, level 1

Name	Type	Value
1 b	int	-

Hierarchical symbol table follows nesting of scopes

AST Example: Open64 VH-WHIRL




Symbol table

Some typical fields in a symbol table entry

Field Name	Field Type	Meaning
name	char *	the symbol's identifier
sclass	enum { STATIC, ... }	storage class
size	int	size in bytes
type	struct type *	source language data type
basetype	struct type *	source-lang. type of elements of a constructed type
machtype	enum { ... }	machine type corresponding to source type (or element type if constructed type)
basereg	char *	base register to compute address
disp	int	displacement to address on stack
reg	char *	name of register containing the symbol's value



Multi-Level IR Overview



HIR - high-level intermediate representation

A (linearized) control flow graph, but level of abstraction close to AST


- loop structures and bounds explicit
 - array subscripts explicit
- suitable for data dependence analysis and loop transformation / parallelization

```
for v = v1 by v2 to v3 do
  a[i] = 2
endfor
```

- artificial entry node for the procedure
- assignments var = expr
- unassigned expressions, e.g. conditionals
- function calls




Flattening 0: From AST to HIR (or other CFG repr.)



Generating a CFG from AST

- Straightforward for structured programming languages
 - Traverse AST and compose control flow graph recursively
 - As in syntax-directed translation, but separate pass
 - Stitching points: single entry, single exit point of control; symbolic labels for linearization

$CFG(\text{while}(expr) stmt) =$




C. Kessler, IDA, Linköpings universitet.

TDDC86 Compiler Optimizations and Code Generation

Creating a CFG from AST (2)

- Traverse AST recursively, compose CFG
- Example:




C. Kessler, IDA, Linköpings universitet.

14

TDDC86 Compiler Optimizations and Code Generation

TDDC86 Compiler Optimizations and Code Generation
DF00100 Advanced Compiler Construction

Multi-Level IR Overview Standard vs. SSA Form



Christoph Kessler, IDA,
Linköpings universitet, 2012.

HIR/MIR/LIR Example

(adapted from Muchnick'97)

- HIR:
 - for $v = v1$ by $v2$ to $v3$ do
 - $a[i] = 2$
 - endfor

- MIR:
 - $v = v1$
 - $t2 = v2$
 - $t3 = v3$
 - L1: if $v > t3$ goto L2
 - $t4 = \text{addr } a$
 - $t5 = 4 * i$
 - $t6 = t4 + t5$
 - $*t6 = 2$
 - $v = v + t2$
 - goto L1
 - L2:

assuming that $v2$ is positive

- LIR:
 - $s2 = s1$
 - $s4 = s3$
 - $s6 = s5$
 - L1: if $s2 > s6$ goto L2
 - $s7 = \text{addr } a$
 - $s8 = 4 * s9$
 - $s10 = s7 + s8$
 - $[s10] = 2$
 - $s2 = s2 + s4$
 - goto L1
 - L2:

symbolic registers
allocated: v in $s2$, $v1$ in $s1$, i in $s9$...

C. Kessler, IDA, Linköpings universitet.

16

TDDC86 Compiler Optimizations and Code Generation


Example with SSA-LIR

(adapted from Muchnick'97)

- LIR:
 - $s2 = s1$
 - $s4 = s3$
 - $s6 = s5$
 - L1: if $s2 > s6$ goto L2
 - $s7 = \text{addr } a$
 - $s8 = 4 * s9$
 - $s10 = s7 + s8$
 - $[s10] = 2$
 - $s2 = s2 + s4$
 - goto L1
 - L2:

$s2$ is assigned (written, defined) multiple times in the program text (i.e., multiple static assignments)

After introducing one **version** of $s2$ for each static definition and explicit merger ops for different reaching versions (**phi nodes**, ϕ): **Static single assignment (SSA) form**




C. Kessler, IDA, Linköpings universitet.

TDDC86 Compiler Optimizations and Code Generation

SSA-Form vs. Standard Form of IR

- SSA form makes data flow (esp., def-use chains) explicit
- Certain program analyses and transformations are easier to implement or more efficient on SSA-representation
- (Up to now) SSA is not suitable for code generation
 - Requires transformation back to standard form
- Comes later...




C. Kessler, IDA, Linköpings universitet.

18

TDDC86 Compiler Optimizations and Code Generation

MIR – medium-level intermediate representation

- “language independent”
- control flow reduced to simple branches, call, return
- variable accesses still in terms of symbol table names
- explicit code for procedure / block entry / exit
- suitable for most optimizations
- basis for code generation




C. Kessler, IDA, Linköpings universitet.

19

TDDC86 Compiler Optimizations and Code Generation

TDDC86 Compiler Optimizations and Code Generation
DF00100 Advanced Compiler Construction

Flattening 1: From HIR to MIR



Christoph Kessler, IDA,
Linköpings universitet, 2012.

HIR→MIR (1): Flattening the expressions

By a postorder traversal of each expression tree in the CFG:

- Decompose the nodes of the expression trees (operators, ...) into simple operations (ADD, SUB, MUL, ...)
- Infer the types of operands and results (language semantics)
 - annotate each operation by its (result) type
 - insert explicit conversion operations where necessary
- Flatten each expression tree (= partial order of evaluation) to a sequence of operations (= total order of evaluation) using temporary variables t1, t2, ... to keep track of data flow
 - This is static scheduling!
May have an impact on space / time requirements

C. Kessler, IDA, Linköpings universitet.

21

TDDC86 Compiler Optimizations and Code Generation

HIR→MIR (2): Lowering Array References (1)

- HIR:
 $t1 = a[i, j+2]$
- the Lvalue of a $[i, j+2]$ is
(on a 32-bit architecture)
 $(\text{addr } a) + 4 * (i * 20 + j + 2)$
- MIR:
 $t1 = j + 2$
 $t2 = i * 20$
 $t3 = t1 + t2$
 $t4 = 4 * t3$
 $t5 = \text{addr } a$
 $t6 = t5 + t4$
 $t7 = *t6$

C. Kessler, IDA, Linköpings universitet.

22

TDDC86 Compiler Optimizations and Code Generation

HIR→MIR (2): Flattening the control flow graph

- Depth-first search of the control flow graph
- Topological ordering of the operations, starting with *entry* node
 - at conditional branches:
one exit fall-through, other exit branch to a label
- **Basic blocks** = maximum-length subsequences of statements containing no branch nor join of control flow
- **Basic block graph** obtained from CFG by merging statements in a basic block to a single node

C. Kessler, IDA, Linköpings universitet.

23


TDDC86 Compiler Optimizations and Code Generation

Control flow graph

- Nodes: primitive operations (e.g., quadruples)
- Edges: control flow transitions
- Example:

```

1: (JEQZ, 5, 0, 0)
2: (ASGN, 2, 0, A)
3: (ADD, A, 3, B)
4: (JUMP, 7, 0, 0)
5: (ASGN, 23, 0, A)
6: (SUB, A, 1, B)
7: (MUL, A, B, C)
8: (ADD, C, 1, A)
9: (JNEZ, B, 2, 0)
    
```



C. Kessler, IDA, Linköpings universitet.

24

TDDC86 Compiler Optimizations and Code Generation



-
- Diagram illustrating a sequence of instructions (1 to 9) and their corresponding branch targets (B1, B2, B3, B4). Red arrows indicate the flow of control from instruction 1 to 2, 2 to 3, 3 to 4, 4 to 5, 5 to 6, 6 to 7, 7 to 8, and 8 to 9.
- | Instruction | Op | Op2 | Op3 | Op4 | Branch Target |
|-------------|--------|-----|-----|-----|---------------|
| 1: | (JEQZ, | 5, | 0, | 0) | B1 |
| 2: | (ASGN, | 2, | 0, | A) | B2 |
| 3: | (ADD, | A, | 3, | B) | |
| 4: | (JUMP, | 7, | 0, | 0) | |
| 5: | (ASGN, | 23, | 0, | A) | B3 |
| 6: | (SUB, | A, | 1, | B) | |
| 7: | (MUL, | A, | B, | C) | B4 |
| 8: | (ADD, | C, | 1, | A) | |
| 9: | (JNEZ, | B, | 2, | 0) | |


C. Kessler, IDA, Linköpings universitet.

25

tion



-
- Diagram illustrating control flow from instruction 1 to other instructions in the sequence:
- Instruction 1 (JEQZ, 5, 0, 0) branches to instruction 4 (JUMP, 7, 0, 0).
 - Instruction 1 (JEQZ, 5, 0, 0) branches to instruction 5 (ASGN, 23, 0, A).
 - Instruction 1 (JEQZ, 5, 0, 0) branches to instruction 9 (JNEZ, B, 2, 0).



C. Kessler, IDA, Linköpings universitet.

26

TDDC86 Compiler Optimizations and Code Generation



-
- ```
graph TD; AST --> HIR; HIR --> MIR; MIR --> LIR; LIR --> VLIR[VLIR target code]; HIR --> SSA_HIR[SSA-HIR]; MIR --> SSA_MIR[SSA-MIR]; LIR --> SSA_LIR[SSA-LIR]; style LIR stroke:#f00,stroke-width:4px
```
- Diagram illustrating the compilation pipeline:
- AST (Abstract Syntax Tree) is converted to HIR (High-Level Intermediate Representation).
  - HIR is converted to MIR (Mid-Level Intermediate Representation).
  - MIR is converted to LIR (Low-Level Intermediate Representation), which is highlighted with a red circle.
  - LIR is converted to VLIR (Very Low-Level Intermediate Representation, target code).
  - SSA (Static Single Assignment) versions are generated for HIR (SSA-HIR), MIR (SSA-MIR), and LIR (SSA-LIR).

C. Kessler, IDA, Linköpings universitet.

27

## TDDC86 Compiler Optimizations and Code Generation



- LIR:**

```

r1 = [fp - 4]
r2 = r1 + 2
r3 = [fp - 8]
r4 = r3 * 20
r5 = r4 + r2
r6 = 4 * r5
r7 = fp - 216
f1 = [r7 + r6]
```

C. Kessler, IDA, Linköpings universitet.

28

## TDDC86 Compiler Optimizations and Code Generation



- 
- ```

graph TD
    entry((entry)) --> B1
    B1 --> L1[LABELV L1]
    L1 --> B2
    B2 --> J1[JUMPV L1]
    J1 --> L2[LABELV L2]
    L2 --> B3
    B3 --> exit((exit))
  
```
- entry
- ADDRGP _a, VR1
 ADDRRLP (fp+4), VR2
 INDIRI VR2, VR3
 CNSTI 1, VR4
 ADDI VR3, VR4, VR5
 ASGNI VR5, VR1
- LABELV L1
- ADDRRLP (fp+4), VR6
 INDIRI VR6, VR7
 CNSTI 0, VR8
 LEI VR7, VR8, L2
- ADDRRLP (fp+4), VR9
 INDIRI VR9, VR10
 CNSTI 3, VR11
 DIVI VR10, VR11, VR12
 ASGNI VR12, VR9
- JUMPV L1
- LABELV L2
- ADDRRLP (fp+4), VR13
 INDIRI VR13, VR14
 ARGV VR14
 CALL _print
- exit

C. Kessler, IDA, Linköpings universitet.

29

TDDC86 Compiler Optimizations and Code Generation



```

graph TD
    AST --> HIR
    HIR --> MIR
    MIR --> LIR
    LIR --> VLIR[VLIR target code]
    HIR --> SSA_HIR[SSA-HIR]
    MIR --> SSA_MIR[SSA-MIR]
    LIR --> SSA_LIR[SSA-LIR]
    style MIR stroke:#f00,stroke-width:4px
  
```

The diagram illustrates the compilation pipeline. It starts with an AST, which is converted to HIR. HIR is then converted to MIR, which is then converted to LIR, and finally to VLIR (target code). The MIR stage is highlighted with a red circle. The SSA forms (SSA-HIR, SSA-MIR, SSA-LIR) are shown as intermediate representations between the main stages.

Christoph Kessler, IDA,
Linköpings universitet, 2012.

MIR→LIR: Storage Binding

- mapping variables (symbol table items) to addresses
- (virtual) register allocation
- procedure frame layout implies addressing of formal parameters and local variables relative to frame pointer fp, and parameter passing (call sequences)
- for accesses, generate Load and Store operations
- further lowering of the program representation

MIR→LIR translation example

MIR:

$a = a * 2$

$b = a + c[1]$

LIR, bound to storage locations:

$r1 = [gp+8]$ // Load
 $r2 = r1 * 2$
 $[gp+8] = r2$ // store
 $r3 = [gp+8]$
 $r4 = [fp - 56]$
 $r5 = r3 + r4$
 $[fp - 20] = r5$

LIR, bound to symbolic registers:

$s1 = s1 * 2$

$s2 = [fp - 56]$
 $s3 = s1 + s2$

Storage layout:
 Global variable a addressed relative to global pointer gp
 local variables b, c relative to fp

MIR→LIR: Procedure call sequence (1)

[Muchnick 5.6]

- call instruction assembles arguments and transfers control to callee
- evaluate each argument (reference vs. value param.) and
 - push it on the stack, or write it to a parameter register
- determine code address of the callee (mostly, compile-time or link-time constant)
- store caller-save registers (usually, push on the stack)
- save return address (usually in a register) and branch to code *entry* of callee.

MIR→LIR: Procedure call sequence (2)

Procedure prologue

executed on entry to the procedure

- save old frame pointer fp
- old stack pointer sp becomes new frame pointer fp
- determine new sp (creating space for local variables)
- save callee-save registers

MIR→LIR: Procedure call sequence (3)

Procedure epilogue

executed at return from procedure

- restore callee-save registers
- put return value (if existing) in appropriate place (reg/stack)
- restore old values for sp and fp
- branch to return address

Caller cleans up upon return:

- restore caller-save registers
- use the return value (if applicable)

From Trees to DAGs:

Common Subexpression Elimination (CSE)

E.g., at MIR→LIR Lowering

From Trees to DAGs: Local CSE



start with an empty DAG.

for each (MIR) operation $v = (t, op, u_1, u_2)$ $t \leftarrow u_1 \text{ op } u_2$

for each operand u_i of v

if u_i not yet represented by a DAG node d_i

create DAG leaf node $d_i \leftarrow \text{new dagnode}(u_i, \text{LEAF}, \text{NULL}, \text{NULL})$

// LEAF denotes a value live on entry to basic block

if there is no parent node p of all d_i with operator op in the DAG

create $p \leftarrow \text{new dagnode}(v, op, d_1, d_2)$

label p with t // result (temp.) variable

remove t as label of any other node in the DAG

for all non-removed labels create assignments.

C. Kessler, IDA, Linköpings universitet.


37

TDDC86 Compiler Optimizations and Code Generation

Local CSE on MIR produces a MIR DAG



1. $c = a$
2. $b = a + 1$
3. $c = 2 * a$
4. $d = -c$
5. $c = a + 1$
6. $c = b + a$
7. $d = 2 * a$
8. $b = c$



C. Kessler, IDA, Linköpings universitet.


38

TDDC86 Compiler Optimizations and Code Generation

TDDC86 Compiler Optimizations and Code Generation
DF00100 Advanced Compiler Construction



Flattening 3: From LIR to VLIR



Christoph Kessler, IDA,
Linköpings universitet, 2012.

LIR→VLIR: Instruction selection



- LIR has often a lower level of abstraction than most target machine instructions (esp., CISC, or DSP-MAC).
- One-to-one translation LIR-operation to equivalent target instruction(s) ("macro expansion") cannot make use of more sophisticated instructions
- Pattern matching necessary!

C. Kessler, IDA, Linköpings universitet.

40

TDDC86 Compiler Optimizations and Code Generation

LIR / VLIR: Register Allocation



- Example for a SPARC-specific VLIR

```
int a, b, c, d;
c = a + b;
d = c + 1;
```

```
ldw a, r1
ldw b, r2
add r1, r2, r3
stw r3, addr c
ldw addr c, r3
add r3, 1, r4
stw r4, addr d
```

```
add r1, r2, r3
add r3, 1, r4
```



C. Kessler, IDA, Linköpings universitet.

41

TDDC86 Compiler Optimizations and Code Generation

On LIR/VLIR: Global register allocation



- Register allocation
 - determine what values to keep in a register
 - "symbolic registers", "virtual registers"
- Register assignment
 - assign virtual to physical registers
 - Two values cannot be mapped to the same register if they are *alive* simultaneously, i.e. their *live ranges* overlap (depends on schedule).

C. Kessler, IDA, Linköpings universitet.

42

TDDC86 Compiler Optimizations and Code Generation

On LIR/VLIR: Instruction scheduling



- reorders the instructions (LIR/VLIR)
(subject to precedence constraints given by dependences)
to minimize
 - space requirements (# registers)
 - time requirements (# CPU cycles)
 - power consumption
 - ...

Remarks on IR design (1) [Cooper'02]



AST? DAGs? Call graph? Control flow graph? Program dep. graph? SSA? ...

- Level of abstraction is critical for implementation cost and opportunities:
 - representation chosen affects the entire compiler

Example 1: Addressing for arrays and aggregates (structs)

- source level AST: hides entire address computation $A[i+1][j]$
- pointer formulation: may hide critical knowledge (bounds)
- low-level code: may make it hard to see the reference

→ “best” representation depends on how it is used

- for dependence-based transformations: source-level IR (AST, HIR)
- for fast execution: pointer formulation (MIR, LIR)
- for optimizing address computation: low-level repr. (LIR, VLIR, target)

Remarks on IR Design (2)



Example 2: Representation for comparison&branch

- fundamentally, 3 different operations:
 - Compare → convert result to boolean → branch
combined in different ways by processor architects
- “best” representation may depend on target machine


■ $r7 = (x < y)$ `cmp x y (sets CC)` $r7 = (x < y)$
 `br r7, L12` `brLT L12` `[r7] br L12`

- → design problem for a retargetable compiler

Summary



- Multi-level IR
 - Translation by lowering
 - ☺ Program analyses and transformations can work on the most appropriate level of abstraction
 - ☺ Clean separation of compiler phases
 - ☹ Compiler framework gets larger and slower



APPENDIX – For Self-Study

Compiler Frameworks


A (non-exhaustive) survey

with a focus on open-source frameworks

LCC (Little C Compiler)



- Dragon-book style C compiler implementation in C
- Very small (20K Loc), well documented, well tested, widely used
- Open source: <http://www.cs.princeton.edu/software/lcc>
- Textbook *A retargetable C compiler* [Fraser, Hanson 1995] contains complete source code
- One-pass compiler, fast
- C frontend (hand-crafted scanner and recursive descent parser) with own C preprocessor
- Low-level IR
 - Basic-block graph containing DAGs of quadruples
 - No AST
- Interface to IBURG code generator generator
 - Example code generators for MIPS, SPARC, Alpha, x86 processors
 - Tree pattern matching + dynamic programming
- Few optimizations only
 - local common subexpr. elimination, constant folding
- Good choice for source-to-target compiling if a prototype is needed soon



GCC 4.x

- Gnu Compiler Collection (earlier: Gnu C Compiler)
- Compilers for C, C++, Fortran, Java, Objective-C, Ada ...
 - sometimes with own extensions, e.g. Gnu-C
- Open-source, developed since 1985
- Very large
- 3 IR formats (all language independent)
 - GENERIC: tree representation for whole function (also statements)
 - GIMPLE (simple version of GENERIC for optimizations) based on trees but expressions in quadruple form. High-level, low-level and SSA-low-level form.
 - RTL (Register Transfer Language, low-level, Lisp-like) (the traditional GCC-IR) only word-sized data types; stack explicit; statement scope
- Many optimizations
- Many target architectures
- Version 4.x (since ~2004) has strong support for retargetable code generation
 - Machine description in .md file
 - Reservation tables for instruction scheduler generation
- Good choice if one has the time to get into the framework



C. Kessler, IDA, Linköpings universitet.

49

TDDC86 Compiler Optimizations and Code Generation

Open64 / ORC Open Research Compiler


- Based on SGI Pro-64 Compiler for MIPS processor, written in C++, went open source in 2000
- Several tracks of development (Open64, ORC, ...)
- For Intel Itanium (IA-64) and x86 (IA-32) processors. Also retargeted to x86-64, Ceva DSP, Tensilica, XScale, ARM ... "simple to retarget" (?)
- Languages: C, C++, Fortran95 (uses GCC as frontend), OpenMP and UPC (for parallel programming)
- Industrial strength, with contributions from Intel, Pathscale, ...
- Open source: www.open64.net, ipf-orc.sourceforge.net
- 6-layer IR:
 - WHIRL (VH, H, M, L, VL) – 5 levels of abstraction
 - ▶ All levels semantically equivalent
 - ▶ Each level a lower level subset of the higher form
 - and target-specific very low-level CGIR
- Many optimizations, many third-party contributed components

C. Kessler, IDA, Linköpings universitet.

50

TDDC86 Compiler Optimizations and Code Generation

Open64 WHIRL



C. Kessler, IDA, Linköpings universitet.

51

TDDC86 Compiler Optimizations and Code Generation

LLVM

(llvm.org)

- **LLVM** (Univ. of Illinois at Urbana Champaign)
 - "Low-level virtual machine"
 - Front-ends (Clang, GCC) for C, C++, Objective-C, Fortran, ...
 - One IR level: a LIR + SSA-LIR,
 - ▶ linearized form, printable, shippable, but target-dependent,
 - ▶ "LLVM instruction set"
 - compiles to many target platforms
 - ▶ x86, Itanium, ARM, Alpha, SPARC, PowerPC, Cell SPE, ...
 - ▶ And to low-level C
 - Link-time interprocedural analysis and optimization framework for whole-program analysis
 - JIT support available for x86, PowerPC
 - Open source


C. Kessler, IDA, Linköpings universitet.

52

TDDC86 Compiler Optimizations and Code Generation

VEX Compiler

- VEX: "VLIW EXample"
 - Generic clustered VLIW Architecture and Instruction Set
- From the book by Fisher, Faraboschi, Young: *Embedded Computing*, Morgan Kaufmann 2005
 - www.vliw.org/book
- Developed at HP Research
 - Based on the compiler for HP/ST Lx (ST200 DSP)
- Compiler, Libraries, Simulator and Tools available in binary form from HP for non-commercial use
 - IR not accessible, but CFGs and DAGs can be dumped or visualized
- Transformations controllable by options and/or #pragmas
 - Scalar optimizations, loop unrolling, prefetching, function inlining, ...
 - Global scheduling (esp., trace scheduling), but no software pipelining




C. Kessler, IDA, Linköpings universitet.

53

TDDC86 Compiler Optimizations and Code Generation

TDDC86 Compiler Optimizations and Code Generation
DF00100 Advanced Compiler Construction

CoSy




A commercial compiler framework

www.ace.nl


Christoph Kessler, IDA, Linköpings universitet, 2012.

Traditional Compiler Structure

- Traditional compiler model: sequential process



- Improvement: Pipelining (by files/modules, classes, functions)
- More modern compiler model with shared symbol table and IR:




C. Kessler, IDA, Linköpings universitet.

55

TDDC86 Compiler Optimizations and Code Generation

A CoSy Compiler with Repository-Architecture




C. Kessler, IDA, Linköpings universitet.

56

TDDC86 Compiler Optimizations and Code Generation

Engine



- Modular compiler building block
- Performs a well-defined task
- Focus on algorithms, not compiler configuration
- Parameters are handles on the underlying common IR repository
- Execution may be in a separate process or as subroutine call - *the engine writer does not know!*
- View of an engine class: the part of the common IR repository that it can access (scope set by access rights: read, write, create)
- Examples: Analyzers, Lowerers, Optimizers, Translators, Support

C. Kessler, IDA, Linköpings universitet.

57

TDDC86 Compiler Optimizations and Code Generation

Composite Engines in CoSy

- Built from simple engines or from other composite engines **by combining engines in interaction schemes** (Loop, Pipeline, Fork, Parallel, Speculative, ...)
- Described in EDL (Engine Description Language)
- View defined by the joint effect of constituent engines
- A compiler is nothing more than a large composite engine

```


ENGINE CLASS compiler (IN u: mirUNIT) {
    PIPELINE
        frontend (u)
        optimizer (u)
        backend (u)
}
  
```

C. Kessler, IDA, Linköpings universitet.

58

TDDC86 Compiler Optimizations and Code Generation

A CoSy Compiler



C. Kessler, IDA, Linköpings universitet.

59

TDDC86 Compiler Optimizations and Code Generation

Example for CoSy EDL (Engine Description Language)

- Component classes (engine class)
- Component instances (engines)
- Basic components are implemented in C
- Interaction schemes (cf. skeletons) form complex connectors
 - SEQUENTIAL
 - PIPELINE
 - DATAPARALLEL
 - SPECULATIVE
- EDL can embed automatically
 - Single-call-components into pipes
 - p<> means a stream of p-items
 - EDL can map their protocols to each other (p vs p<>)

```

ENGINE CLASS optimizer (procedure p)
{
    ControlFlowAnalyser cfa;
    CommonSubExprEliminator cse;
    LoopVariableSimplifier lvs;
    PIPELINE cfa(p); cse(p); lvs(p);
}

ENGINE CLASS compiler (file f)
{
    ....
    Token token;
    Module m;
    PIPELINE // lexer takes file, delivers token stream:
        lexer( IN f, OUT token<> );
        // Parser delivers a module
        parser( IN token<>, OUT m );
        sema( m );
        decompose( m, p<> );
        // here comes a stream of procedures
        // from the module
        optimizer( p<> );
        backend( p<> );
}
  
```

C. Kessler, IDA, Linköpings universitet.

60

TDDC86 Compiler Optimizations and Code Generation

Evaluation of CoSy



- The outer call layers of the compiler are generated from view description specifications
 - Adapter, coordination, communication, encapsulation
 - Sequential and parallel implementation can be exchanged
 - There is also a non-commercial prototype
[Martin Alt: *On Parallel Compilation*. PhD thesis, 1997, Univ. Saarbrücken]
- Access layer to the repository must be efficient (solved by generation of macros)
- Because of views, a CoSy-compiler is very simply extensible
 - That's why it is expensive
 - Reconfiguration of a compiler within an hour

C. Kessler, IDA, Linköpings universitet.

61

TDDC86 Compiler Optimizations and Code Generation

Source-to-Source compiler frameworks



- **Cetus**
 - C / OpenMP source-to-source compiler written in Java.
 - Open source
- **ROSE**
 - C++ source-to-source compiler
 - Open source
- **Tools and generators**
 - TXL source-to-source transformation system
 - ANTLR frontend generator
 - ...

C. Kessler, IDA, Linköpings universitet.

62

TDDC86 Compiler Optimizations and Code Generation

More frameworks (mostly historical) ...



- **Some influential frameworks of the 1990s**
...some of them still active today
 - **SUIF** Stanford university intermediate format, suif.stanford.edu
 - **Trimaran** (for instruction-level parallel processors) www.trimaran.org
 - **Polaris** (Fortran) UIUC
 - **Jikes RVM** (Java) IBM
 - **Soot** (Java)
 - GMD Toolbox / Cocolab **Cocktail**™ compiler generation tool suite
 - and many others ...
- And many more for the embedded domain ...

C. Kessler, IDA, Linköpings universitet.

63

TDDC86 Compiler Optimizations and Code Generation