






- ### Architectures and Platforms
1. **Architecture Selection: The Basic Trade-Offs**
  2. **General Purpose vs. Application-Specific Processors**
  3. **Processor Specialisation**
  4. **ASIP Design Flow**
  5. **Specialisation of a VLIW ASIP**
  6. **Tool Support for Processor Specialisation**
  7. **Application Specific Platforms**
  8. **IP-Based Design (Design Reuse)**
  9. **Reconfigurable Systems**



- ### Architecture Selection and Mapping
- Select the underlying hardware structure on which to run the modelled system.
  - Map the functionality captured by the system over the components of the selected architecture. Functionality includes processing and communication.



### What Makes an ASIP "Specific"?

#### ☞ Function unit and data path specialisation

Once an application specific IS is defined, this IS can be implemented using a more or less specific data path and more or less specific function units.

- Adaptation of word length.
- Adaptation of register number.
- Adaptation of functional units
  - Highly specialised functional units can be introduced for string matching and manipulation, pixel operation, arithmetics, and even complex units to perform certain sequences of computations (co-processors).



### What Makes an ASIP "Specific"?

#### ☞ Memory specialisation

- Number and size of memory banks.
- Number and size of access ports.
  - They both influence the degree of parallelism in memory access.
  - Having several smaller memory blocks (instead of one big) increases parallelism and speed, and reduces power consumption.
  - Sophisticated memory structures can increase cost and bandwidth requirement.
- Cache configuration:
  - separate instruction/data? } Depends very much on the characteristics of the application and, in particular, on the properties related to locality.
  - associativity } Very large impact on performance and power consumption.
  - cache size }
  - line size }



### What Makes an ASIP "Specific"?

#### ☞ Interconnect specialization

- Interconnect of functional modules and registers.
- Interconnect to memory and cache.
  - How many internal buses?
  - What kind of protocol?
  - Additional connections increase the potential of parallelism.


#### ☞ Control specialisation

- Centralised control or distributed (globally asynchronous)?
- Pipelining?
- Out of order execution?
- Hardwired or microprogrammed?




### ASIP Design Flow

(It can be seen as a part of the "big" design flow - slide 2)




### A SOC for Multimedia Applications



- ⇒ This is a typical application specific *platform*. Its structure has been adapted for a family of applications.
- ⇒ Besides GP processor cores, the platform also consists of ASIP cores which themselves are specialised.


- The application specific  $\mu$ Controller performs master control of the system and memory access control.
- The off-the-shelf (GP) DSP performs less computation intensive modem and sound codec functions.
- The VLIW ASIP performs computation intensive functions: discrete cosine and inverse discrete cosine transforms, motion estimation, etc.

### Specialization of a VLIW ASIP



### Specialization of a VLIW ASIP (cont'd)

That's how an instruction word looks like:



### Specialization of a VLIW ASIP (cont'd)

- ⇒ Traditionally the datapath is organised as single register file shared by all functional units.

**Problem:** Such a centralised structure does not scale!

We increase the nr. of functional units in order to increase parallelism



We have to increase the number of registers in the register file



Internal storage and communication between functional units and registers becomes dominant in terms of area, delay, and power.

- ⇒ High performance VLIW processors are limited not by arithmetic capacity but by internal bandwidth.

### Specialization of a VLIW ASIP (cont'd)

A solution: clustering.

- Restrict the connectivity between functional units and registers, so that each functional unit can read/write from/to a subset of registers.



Organise the datapath as clusters of functional units and local register files.

⇒ Nothing is for free!!!

Moving data between registers belonging to different clusters takes much time and power!

You have to drastically minimise the number of such moves by:

- Carefully adapting the structure of clusters to the application.
- Using very clever compilers.



### Specialization of a VLIW ASIP (cont'd)

- Instruction set specialisation: nothing special.
- Function unit and data path specialisation
  - Determine the number of clusters.
  - For each cluster determine
    - the number and type of functional units;
    - the dimension of the register file.
- Memory specialisation is extremely important because we need to stream large amounts of data to the clusters at high rate; one has to adapt the memory structure to the access characteristics of the application.
  - determine the number and size of memory banks



### Specialization of a VLIW ASIP (cont'd)

- Interconnect specialization
  - Determine the interconnect structure between clusters and from clusters to memory:
    - one or several buses,
    - crossbar interconnection
    - etc.

- Control specialisation:

That's more or less done, as we have decided for a VLIW processor.



### Tool Support for Processor Specialisation

Look at the design flow on slide 12!


In order to be able to generate a specialised architecture you need:

- Retargetable compiler
- Configurable simulator



### Retargetable Compiler

#### Retargetable compiler



### Retargetable Compiler (cont'd)


- An *automatically retargetable compiler* can be used for a range of different target architectures.

The actual code optimization and code generation is done by the compiler, based on a description of the target processor architecture. This description is formulated in a, so called, "architecture description language".

- Having a good compiler is not only important for the processor specialisation process!

Once you have got your specialised ASIP you need a good compiler in order to efficiently make use of it!

### Configurable Simulator







- Such a simulator can be configured for a particular architecture (based on an architecture description)
- In this context, the most important output produced by the simulator is performance numbers:
  - throughput
  - delay
  - power/energy consumption

### Application Specific Platforms

- ⇒ Not only processors but also *hardware platforms* can be specialised for classes of applications.

The platform will define a certain communication infrastructure (buses and protocols), certain processor cores, peripherals, accelerators commonly used in the particular application area, and basic memory structure.



### System Platforms

- ☞ What we discussed about (see previous slides) are so called hardware platforms.
- ☞ The hardware platform is delivered together with a software layer: hardware platform + software layer = *system platform*.
  - Software layer:
    - real-time operating system
    - device drivers
    - network protocol stack
    - compilers
  - The software layer creates an abstraction of the hardware platform (an application program interface) to be seen by the application programs.

### IP-Based Design (Design Reuse)

- ☞ The key concept in order to increase designers' productivity is *reuse*.

In order to manage the complexity of current large designs we do not start from scratch but reuse as much as possible from previous designs, or use commercially available pre-designed *IP blocks*.

IP: intellectual property.

- ☞ Some people call this *IP-based design*, *core-based design*, reuse techniques, etc.:

*Core-based design* is the process of composing a new system design by reusing existing components.

### IP-Based Design (cont'd)

What are the blocks (cores) we reuse?

- interfaces, encoders/decoders, filters, memories, timers, microcontroller-cores, DSP-cores, RISC-cores, GP processor-cores.


Possible(!) definition

- A *core* is a design block which is larger than a typical RTL component.

Of course:

We also reuse *software components!*

### IP-Based Design (cont'd)




What we have designed here can be:


- An application specific SOC
- A platform to be further instantiated for a particular application.

### Types of Cores

- **Hard cores:** are fully designed, placed, and routed by the supplier.




- **Firm cores:** technology-mapped gate-level netlists.



### Types of Cores (cont'd)

- **Soft cores:** synthesizable RTL or behavioral descriptions.



Flexibility can provide opportunities like e.g. adding application specific instructions to a processor core by modifying the behavioral description.




### Reconfigurable Systems

#### Programmable Hardware Circuits:

- They implement arbitrary combinational or sequential circuits and can be configured by loading a local memory that determines the interconnection among logic blocks.
- Reconfiguration can be applied an unlimited number of times.

#### Main applications:

- Software acceleration
- Prototyping



### Reconfigurable Systems (cont'd)

#### Dynamic reconfiguration: spacial and temporal partitioning

