SUPERSCALAR PROCESSORS

1. What is a Superscalar Architecture?
2. Superpipelining
3. Features of Superscalar Architectures
4. Data Dependencies
5. Policies for Parallel Instruction Execution
6. Register Renaming

What is a Superscalar Architecture?

- A superscalar architecture is one in which several instructions can be initiated simultaneously and executed independently.
- Pipelining allows several instructions to be executed at the same time, but they have to be in different pipeline stages at a given moment.
- Superscalar architectures include all features of pipelining but, in addition, there can be several instructions executing simultaneously in the same pipeline stage.
They have the ability to initiate multiple instructions during the same clock cycle.

There are two typical approaches today, in order to improve performance:
1. Superpipelining
2. Superscalar

Superpipelining

- Superpipelining is based on dividing the stages of a pipeline into substages and thus increasing the number of instructions which are supported by the pipeline at a given moment.
- By dividing each stage into two, the clock cycle period \( \tau \) will be reduced to the half, \( \tau/2 \); hence, at the maximum capacity, the pipeline produces a result every \( \tau/2 \) s.
- For a given architecture and the corresponding instruction set there is an optimal number of pipeline stages; increasing the number of stages over this limit reduces the overall performance.
- A solution to further improve speed is the superscalar architecture.

Pipelined execution
Clock cycle → 1 2 3 4 5 6 7 8 9 10 11
Instr. i  | FI | DI | CO | FO | EI | WO
Instr. i+1 | FI | DI | CO | FO | EI | WO
Instr. i+2 | FI | DI | CO | FO | EI | WO
Instr. i+3 | FI | DI | CO | FO | EI | WO
Instr. i+4 | FI | DI | CO | FO | EI | WO
Instr. i+5 | FI | DI | CO | FO | EI | WO

Superpipelined execution
Clock cycle → 1 2 3 4 5 6 7 8 9 10 11
Instr. i  | FI | DI | CO | FO | EI | WO
Instr. i+1 | FI | DI | CO | FO | EI | WO
Instr. i+2 | FI | DI | CO | FO | EI | WO
Instr. i+3 | FI | DI | CO | FO | EI | WO
Instr. i+4 | FI | DI | CO | FO | EI | WO
Instr. i+5 | FI | DI | CO | FO | EI | WO

Superscalar execution
Clock cycle → 1 2 3 4 5 6 7 8 9 10 11
Instr. i  | FI | DI | CO | FO | EI | WO
Instr. i+1 | FI | DI | CO | FO | EI | WO
Instr. i+2 | FI | DI | CO | FO | EI | WO
Instr. i+3 | FI | DI | CO | FO | EI | WO
Instr. i+4 | FI | DI | CO | FO | EI | WO
Instr. i+5 | FI | DI | CO | FO | EI | WO
Superscalar Architectures

- Superscalar architectures allow several instructions to be issued and completed per clock cycle.
- A superscalar architecture consists of a number of pipelines that are working in parallel.
- Depending on the number and kind of parallel units available, a certain number of instructions can be executed in parallel.
- In the following example a floating point and two integer operations can be issued and executed simultaneously; each unit is pipelined and can execute several operations in different pipeline stages.

Limitations on Parallel Execution

- The situations which prevent instructions to be executed in parallel by a superscalar architecture are very similar to those which prevent an efficient execution on any pipelined architecture (see pipeline hazards - lectures 3, 4).
- The consequences of these situations on superscalar architectures are more severe than those on simple pipelines, because the potential of parallelism in superscalars is greater and, thus, a greater opportunity is lost.

Limitations on Parallel Execution (cont’d)

- Three categories of limitations have to be considered:
  1. Resource conflicts:
     - They occur if two or more instructions compete for the same resource (register, memory, functional unit) at the same time; they are similar to structural hazards discussed with pipelines. Introducing several parallel pipelined units, superscalar architectures try to reduce a part of possible resource conflicts.
  2. Control (procedural) dependency:
     - The presence of branches creates major problems in assuring an optimal parallelism. How to reduce branch penalties has been discussed in lecture 4.
     - If instructions are of variable length, they cannot be fetched and issued in parallel; an instruction has to be decoded in order to identify the following one and to fetch it => superscalar techniques are efficiently applicable to RISCs, with fixed instruction length and format.
  3. Data conflicts:
     - Data conflicts are produced by data dependencies between instructions in the program. Because superscalar architectures provide a great liberty in the order in which instructions can be issued and completed, data dependencies have to be considered with much attention.
Limitations on Parallel Execution (cont’d)

Instructions have to be issued as much as possible in parallel.

- Superscalar architectures exploit the potential of instruction level parallelism present in the program.
- An important feature of modern superscalar architectures is dynamic instruction scheduling:
  - instructions are issued for execution dynamically, in parallel and out of order.
  - out of order issuing: instructions are issued independent of their sequential order, based only on dependencies and availability of resources.

Results must be identical with those produced by strictly sequential execution.

- Data dependencies have to be considered carefully

Instruction Window

- Instruction Window:
  The set of instructions that is considered for execution at a certain moment. Any instruction in the window can be issued for parallel execution, subject to data dependencies and resource constraints.

- The number of instructions in the window should be as large as possible.
  Problems:
  - Capacity to fetch instructions at a high rate
  - The problem of branches

```c
for (i=0; i<last; i++) {
    if (a[i] > a[i+1]) {
        temp = a[i];
        a[i] = a[i+1];
        a[i+1] = temp;
        change++;
    }
}
```

```
lw     r8,(r3)    r8 ← a[i]
add    r3,r3,4   a[i] ← r8
lw     r9,(r3)    r9 ← a[i+1]
ble    r8,r9,L3
```

```
move   r3,r7
sw     r9,(r3)    a[i] ← r9
add    r3,r3,4   a[i+1] ← r8
add    r5,r5,1   change++
```

```
l3 add   r6,r6,1   i++
add    r7,r7,4
bit    r6,r4,L2
```

L2 basic block 1
L3 basic block 2
基本块 3
Instruction Window (cont’d)

- The instruction window is extended over basic block borders by branch prediction.
- With speculative execution, instructions of the predicted path are entered into the instruction window.

Instructions from the predicted path are executed tentatively. If the prediction turns out to be correct, the state change produced by these instructions will become permanent and visible (the instructions commit); if not, all effects are removed.

Data Dependencies

- All instructions in the instruction window may begin execution, subject to data dependence (and resource) constraints.

- Three types of data dependencies can be identified:
  1. True data dependency
  2. Output dependency
  3. Antidependency

True Data Dependency (read after write, RAW)

- True data dependency exists when the output of one instruction is required as an input to a subsequent instruction:

  MUL R4,R3,R1 R4 ← R3 * R1
  ADD R2,R4,R5 R2 ← R4 + R5

- True data dependencies are intrinsic features of the user's program. They cannot be eliminated by compiler or hardware techniques.
- True data dependencies have to be detected and treated: the addition above cannot be executed before the result of the multiplication is available.
  - The simplest solution is to stall the adder until the multiplier has finished.
  - In order to avoid the adder to be stalled, the compiler or hardware can find other instructions which can be executed by the adder until the result of the multiplication is available.

For the example on slide 12:

L2 move r3,r7
lw r8,(r3)
add r3,r3,4
lw r9,(r3)
b-le r8,r9,L3
Output Dependency (write after write, WAW)

- An output dependency exists if two instructions are writing into the same location; if the second instruction writes before the first one, an error occurs:

\[
\begin{align*}
\text{MUL} & \quad R4, R3, R1 & \quad R4 & \leftarrow R3 \times R1 \\
\text{ADD} & \quad R4, R2, R5 & \quad R4 & \leftarrow R2 + R5
\end{align*}
\]

For the example on slide 12:

L2 move r3,r7
lw r8,(r3)
add r3,r3,4
lw r9,(r3)
ble r8,r9,L3

Antidependency (write after read, WAR)

- An antidependency exists if an instruction uses a location as an operand while a following one is writing into that location; if the first one is still using the location when the second one writes into it, an error occurs:

\[
\begin{align*}
\text{MUL} & \quad R4, R3, R1 & \quad R4 & \leftarrow R3 \times R1 \\
\text{ADD} & \quad R3, R2, R5 & \quad R3 & \leftarrow R2 + R5
\end{align*}
\]

For the example on slide 12:

L2 move r3,r7
lw r8,(r3)
add r3,r3,4
lw r9,(r3)
ble r8,r9,L3

The Nature of Output Dependency and Antidependency

- Output dependencies and antidependencies are not intrinsic features of the executed program; they are not real data dependencies but storage conflicts.

- Output dependencies and antidependencies are only the consequence of the manner in which the programmer or the compiler are using registers (or memory locations). They are produced by the competition of several instructions for the same register.

- In the previous examples the conflicts are produced only because:
  - the output dependency: R4 is used by both instructions to store the result;
  - the antidependency: R3 is used by the second instruction to store the result.

- The examples could be written without dependencies by using additional registers:

\[
\begin{align*}
\text{MUL} & \quad R4, R3, R1 & \quad R4 & \leftarrow R3 \times R1 \\
\text{ADD} & \quad R7, R2, R5 & \quad R7 & \leftarrow R2 + R5
\end{align*}
\]

and

\[
\begin{align*}
\text{MUL} & \quad R4, R3, R1 & \quad R4 & \leftarrow R3 \times R1 \\
\text{ADD} & \quad R6, R2, R5 & \quad R6 & \leftarrow R2 + R5
\end{align*}
\]

The Nature of Output Dependency and Antidependency (cont’d)

Example from slide 12:

L2 move r3,r7
lw r8,(r3)
add r3,r3,4
lw r9,(r3)
ble r8,r9,L3
Policies for Parallel Instruction Execution

• The ability of a superscalar processor to execute instructions in parallel is determined by:
  1. the number and nature of parallel pipelines (this determines the number and nature of instructions that can be fetched and executed at the same time);
  2. the mechanism that the processor uses to find independent instructions (instructions that can be executed in parallel).

• The policies used for instruction execution are characterized by the following two factors:
  1. the order in which instructions are issued for execution;
  2. the order in which instructions are completed (they write results into registers and memory locations).

Policies for Parallel Instruction Execution (cont’d)

• The simplest policy is to execute and complete instructions in their sequential order. This, however, gives little chances to find instructions which can be executed in parallel.
  • In order to improve parallelism the processor has to look ahead and try to find independent instructions to execute in parallel.

Instructions will be executed in an order different from the strictly sequential one, with the restriction that the result must be correct.

• Execution policies:
  1. In-order issue with in-order completion.
  2. In-order issue with out-of-order completion.

Example

We consider the superscalar architecture:
• Two instructions can be fetched and decoded at a time;
• Three functional units can work in parallel: floating point unit, integer adder, integer multiplier;
• Two instructions can be written back (completed) at a time;

We consider the following instruction sequence:

\begin{align*}
I_1: & & \text{ADDF} & R_{12}, R_{13}, R_{14} & R_{12} & \leftarrow & R_{13} + R_{14} \text{ (float. pnt.)} \\
I_2: & & \text{ADD} & R_{1}, R_{8}, R_{9} & R_{1} & \leftarrow & R_{8} + R_{9} \\
I_3: & & \text{MUL} & R_{4}, R_{2}, R_{3} & R_{4} & \leftarrow & R_{2} \times R_{3} \\
I_4: & & \text{MUL} & R_{5}, R_{6}, R_{7} & R_{5} & \leftarrow & R_{6} \times R_{7} \\
I_5: & & \text{ADD} & R_{10}, R_{5}, R_{7} & R_{10} & \leftarrow & R_{5} + R_{7} \\
I_6: & & \text{ADD} & R_{11}, R_{2}, R_{3} & R_{11} & \leftarrow & R_{2} + R_{3}
\end{align*}

• I_1 requires two cycles to execute;
• I_3 and I_4 are in conflict for the same functional unit;
• I_5 depends on the value produced by I_4 (we have a true data dependency between I_4 and I_5);
• I_2, I_5 and I_6 are in conflict for the same functional unit;

In-Order Issue with In-Order Completion

• Instructions are issued in the exact order that would correspond to sequential execution; results are written (completion) in the same order.

- An instruction cannot be issued before the previous one has been issued;
- An instruction cannot be completed before the previous one has been completed.

\begin{center}
\begin{tabular}{cccc}
Decode/Issue & Execute & Writeback/Complete & Cycle \\
11 & 12 & 11 & 12 & 11 & 12 & 11 & 12 & 11 & 12 & 11 & 12 & 1 & 2 & 3 \\
\end{tabular}
\end{center}

- To guarantee in-order completion, instruction issuing stalls when there is a conflict and when the unit requires more than one cycle to execute;
In-Order Issue with In-Order Completion (cont’d)

- The processor detects and handles (by stalling) true data dependencies and resource conflicts.
- As instructions are issued and completed in their strict order, the resulting parallelism is very much dependent on the way the program is written/compiled.
- With superscalar processors we are interested in techniques which are not compiler based but allow the hardware alone to detect instructions which can be executed in parallel and to issue them.

If I3 and I6 switch position, the pairs I6-I4 and I5-I3 can be executed in parallel (see following slide).

• The sequence needs only 6 cycles instead of 8.

In-Order Issue with In-Order Completion (cont’d)

If the compiler generates this sequence:

I1: ADD R12,R13,R14 R12 ← R13 + R14 (float. point)
I2: ADD R1,R8,R9 R1 ← R8 + R9
I6: ADD R11,R2,R3 R11 ← R2 + R3
I4: MUL R5,R6,R7 R5 ← R6 * R7
I5: ADD R10,R5,R7 R10 ← R5 + R7
I3: MUL R4,R2,R3 R4 ← R2 * R3

I6-I4 and I5-I3 could be executed in parallel

<table>
<thead>
<tr>
<th>Decode/ Issue</th>
<th>Execute</th>
<th>Writeback/ Complete</th>
<th>Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>I1 I2</td>
<td>I1 I2</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>I6 I4</td>
<td>I1</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>I5 I3</td>
<td>I6 I4</td>
<td>I1 I2</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>I5 I3</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>I6 I4</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>I5 I3</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8</td>
</tr>
</tbody>
</table>

Out-of-Order Issue with Out-of-Order Completion

• With in-order issue & in-order completion the processor has not to bother about output-dependency and antidependency! It has only to detect true data dependencies.

No one of the two dependencies will be violated if instructions are issued/completed in-order:

output dependency
MUL R4,R3,R1 R4 ← R3 * R1
Out-of-Order Issue with Out-of-Order Completion (cont’d)

We consider the instruction sequence in slide 15.

• I6 can be now issued before I5 and in parallel with I4; the sequence takes only 6 cycles (compared to 8 if we have in-order issue&in-order completion and to 7 with in-order issue&out-of-order completion).

<table>
<thead>
<tr>
<th>Decode/Issue</th>
<th>Execute</th>
<th>Writeback/Complete</th>
<th>Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>11 12</td>
<td>11 12</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>13 14</td>
<td>11 13</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>15 16</td>
<td>16 14</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8</td>
</tr>
</tbody>
</table>

Output dependency can be violated (the addition completes before the multiplication):

MUL R4,R3,R1  R4 ← R3 * R1
ADD R4,R2,R5  R4 ← R2 + R5

Antidependency can be violated (the operand in R3 is used after it has been over-written):

MUL R4,R3,R1  R4 ← R3 * R1
ADD R3,R2,R5  R3 ← R2 + R5

The same is true for the antidependency below:

MUL R4,R3,R1  R4 ← R3 * R1
ADD R3,R2,R5  R3 ← R2 + R5

Register Renaming

• Output dependencies and antidependencies can be treated similarly to true data dependencies as normal conflicts. Such conflicts are solved by delaying the execution of a certain instruction until it can be executed.
• Parallelism could be improved by eliminating output dependencies and antidependencies, which are not real data dependencies (see slide 11).
• Output dependencies and antidependencies can be eliminated by automatically allocating new registers to values, when such a dependency has been detected. This technique is called register renaming.

The output dependency is eliminated by allocating, for example, R6 to the value R2+R5:

MUL R4,R3,R1  R4 ← R3 * R1
ADD R4,R2,R5  R4 ← R2 + R5
(ADD R6,R2,R5  R6 ← R2 + R5)

The same is true for the antidependency below:

MUL R4,R3,R1  R4 ← R3 * R1
ADD R3,R2,R5  R3 ← R2 + R5
(ADD R6,R2,R5  R6 ← R2 + R5)

Final Comments

• The following main techniques are characteristic for superscalar processors:
  1. additional pipelined units which are working in parallel;
  2. out-of-order issue&out-of-order completion;
  3. register renaming.
• All of the above techniques are aimed to enhance performance.
• Experiments have shown:
  - without the other techniques, only adding additional units is not efficient;
  - out-of-order issue is extremely important; it allows to look ahead for independent instructions;
  - register renaming can improve performance with more than 30%; in this case performance is limited only by true dependencies.
  - it is important to provide a fetching/decoding capacity so that the instruction window is sufficiently large.
Some Architectures

PowerPC 604
- six independent execution units:
  - Branch execution unit
  - Load/Store unit
  - 3 Integer units
  - Floating-point unit
- in-order issue

Power PC 620
- provides in addition to the 604 out-of-order issue

Pentium
- three independent execution units:
  - 2 Integer units
  - Floating point unit
- in-order issue;
  - two instructions issued per clock cycle.

Pentium II to 4
- provide in addition to the Pentium out-of-order execution
- five to seven independent execution units

Pentium 4 Basic Block Diagram

Pentium 4
(See also Fö 2, slide 32)
- The fetch unit loads x86 instructions form the L2 cache which, then, are decoded and translated into microoperations that are stored in the trace cache (the L1 instruction cache). These (RISC-like) microoperations are executed by the Pentium 4 hardware.
- Branch predictions
  - Based on two branch history tables (called BTB - branch target buffer):
    a 4K-entries BTB for the fetch unit;
    a 512-entries BTB for the trace cache.
  - Exceptional: 4 bits branch prediction (very rare to have more than 2 bits prediction!) - this is due to the very long pipeline which comes with a huge penalty for misprediction.
- The out-of-order execution mechanism uses several buffers (which together build the instruction window) to reorder the flow of instructions. These buffers store up to 126 microoperations at a given time.
- 20 stage pipeline; the instruction fetch and decode are considered outside (and before) this pipeline.

Pentium 4 (cont’d)
- The trace cache stages (1-5):
  - Trace cache next instruction pointer (TC Nxt IP): Determines, using branch prediction, the next microoperation to be executed.
  - Trace cache fetch: The microoperation is fetched from the trace cache.
  - Drive: Delivers the microoperation to the rename/allocator module.
- The out of order engine stages (6-14):
  - Allocate: Allocates buffer space in the out of order engine to the new microoperation.
  - Rename: Renames the 8 (in 32-mode) registers visible by the programmer using the 128-entry physical register file. Removes output dependencies and antidependencies.
  - Queue: Microoperations are placed into queues where they wait to be scheduled.
  - Scheduling: Microoperation schedulers determine when a microoperation is ready to execute (based on dependencies).
  - Dispatching: Microoperations ready to be executed are fetched and dispatched to the corresponding functional units (when such a unit is available). Six microoperations can be dispatched for execution in one cycle.
Pentium 4 (cont’d)

- The execution stages (15-20):
  - Register file: Operands are fetched from the register files and L1 data cache.
  - Execute (Ex): The microoperation is executed.
  - Flags: Flags (e.g. zero, negative) are computed and set.
  - Branch checking (Br Ck): The actual branch result is compared with the prediction. If there has been a misprediction the pipeline is cleaned.
  - Drive: The branch check result is registered in the BTB for further branch prediction. The whole pipeline is restarted.

Execution units:

- Addressing units:
  - One address generation unit for memory loads; it also executes the memory loads.
  - One address generation unit for stores.

- Integer units:
  - Two low latency ALUs; they execute very fast simple operations (e.g. add, subtract, logic operations, integer store).
  - One complex integer unit (for e.g. multiply, divide, shift).

- Floating point units:
  - One FP execution unit; it executes FP operations, multimedia instruction set (MMX), Streaming SIMD extension (SSE).
  - One FP unit for FP (128-bit) register-to-register moves and memory stores.

ARM Cortex-A8

An embedded RISC processor from the ARM family for complex applications (wireless, imaging, gaming, etc.).

- 13-stage pipeline
- In-order issue (to keep power consumption reduced).
  Two instructions issued per clock cycle.
- 2 integer ALUs, one integer multiplier, one load/store unit + the NEON unit.

The NEON unit implements packed SIMD (see lecture on parallel computing) instructions. It can handle both integer and single precision floating-point values,