INSTRUCTION PIPELINING (II)

1. Reducing Pipeline Branch Penalties
2. Instruction Fetch Units and Instruction Queues
3. Delayed Branching
4. Branch Prediction Strategies
5. Static Branch Prediction
6. Dynamic Branch Prediction
7. Branch History Table

Reducing Pipeline Branch Penalties

- Branch instructions can dramatically affect pipeline performance. Control operations (conditional and unconditional branch) are very frequent in current programs.

- Some statistics:
  - 20% - 35% of the instructions executed are branches (conditional and unconditional).
  - Conditional branches are much more frequent than unconditional ones (more than two times). More than 50% of conditional branches are taken.

- It is very important to reduce the penalties produced by branches.

Instruction Fetch Units and Instruction Queues

- Most processors employ sophisticated fetch units that fetch instructions before they are needed and store them in a queue.

- The fetch unit also has the ability to recognize branch instructions and to generate the target address. Thus, penalty produced by unconditional branches can be drastically reduced: the fetch unit computes the target address and continues to fetch instructions from that address, which are sent to the queue. Thus, the rest of the pipeline gets a continuous stream of instructions, without stalling.

- The rate at which instructions can be read (from the instruction cache) must be sufficiently high to avoid an empty queue.

- With conditional branches penalties can not be avoided. The branch condition, which usually depends on the result of the preceding instruction, has to be known in order to determine the following instruction.

Observation

- In the Pentium 4, the instruction cache (trace cache) is located between the fetch unit and the instruction queue (See Fö 2, slide 32).

Delayed Branching

These are the pipeline sequences for a conditional branch instruction (see slide 13, Fö 3)

Branch taken
cycle → 1 2 3 4 5 6 7 8 9 10 11 12
ADD R1,R2
BEZ TARGET
the target
Penalty: 3 cycles

Branch is not taken
cycle → 1 2 3 4 5 6 7 8 9 10 11 12
ADD R1,R2
BEZ TARGET
instr i+1
Penalty: 2 cycles

- The idea with delayed branching is to let the CPU do some useful work during some of the cycles which are shown above to be stalled.

- With delayed branching the CPU always executes the instruction that immediately follows after the branch and only then alters (if necessary) the sequence of execution. The instruction after the branch is said to be in the branch delay slot.
Delayed Branching (cont’d)

This is what the programmer has written
This instruction does not influence any of the instructions which follow until the branch; it also doesn’t influence the outcome of the branch.

This instruction should be executed only if the branch is not taken.

MUL R3,R4 R3 ← R3 * R4
SUB #1,R2 R2 ← R2 - 1
ADD R1,R2 R1 ← R1 + R2
BEZ TAR branch if zero
MOVE #10,R1 R1 ← 10

• The compiler (assembler) has to find an instruction which can be moved from its original place into the branch delay slot after the branch and which will be executed regardless of the outcome of the branch.

This is what the compiler (assembler) has produced and what actually will be executed:

SUB #1,R2
ADD R1,R2
BEZ TAR
MUL R3,R4
MOVE #10,R1

This instruction will be executed only if the branch has not been taken

Delayed Branching (cont’d)

This happens in the pipeline:
Branch is taken
At this moment, both the condition (set by ADD) and the target address are known.
cycle → 1 2 3 4 5 6 7 8 9 10 11 12
ADD R1,R2
BEZ TAR
MUL R3,R4
the target

Penalty: 2 cycles
Branch is not taken
At this moment the condition is known and the MOVE can go on.
cycle → 1 2 3 4 5 6 7 8 9 10 11 12
ADD R1,R2
BEZ TAR
MUL R3,R4
MOVE #10,R1

Penalty: 1 cycle

Branch Prediction

• In the last example we have considered that the branch will not be taken and we fetched the instruction following the branch; in the case the branch was taken the fetched instruction was discarded. As result, we had branch penalty of

1 if the branch is not taken (prediction fulfilled)
2 if the branch is taken (prediction not fulfilled)

• Let us consider the opposite prediction: branch taken. For this solution it is needed that the target address is computed in advance by an instruction fetch unit.

Branch is taken

cycle → 1 2 3 4 5 6 7 8 9 10 11 12
ADD R1,R2
BEZ TAR
MUL R3,R4
the target

Penalty: 1 cycle (prediction fulfilled)

Branch is not taken

cycle → 1 2 3 4 5 6 7 8 9 10 11 12
ADD R1,R2
BEZ TAR
MUL R3,R4
MOVE #10,R1

Penalty: 2 cycles (prediction not fulfilled)
Branch Prediction (cont’d)

- Correct branch prediction is very important and can produce substantial performance improvements.

- Based on the predicted outcome, the respective instruction can be fetched, as well as the instructions following it, and they can be placed into the instruction queue (see slide 3). If, after the branch condition is computed, it turns out that the prediction was correct, execution continues. On the other hand, if the prediction is not fulfilled, the fetched instruction(s) must be discarded and the correct instruction must be fetched.

- To take full advantage of branch prediction, we can have the instructions not only fetched but also begin execution. This is known as speculative execution.

- Speculative execution means that instructions are executed before the processor is certain that they are in the correct execution path. If it turns out that the prediction was correct, execution goes on without introducing any branch penalty. If, however, the prediction is not fulfilled, the instruction(s) started in advance and all their associated data must be purged and the state previous to their execution restored.

- Branch prediction strategies:
  1. Static prediction
  2. Dynamic prediction

Static Branch Prediction

- Static prediction techniques do not take into consideration execution history.

Static approaches:

- Predict never taken (Motorola 68020): assumes that the branch is not taken.
- Predict always taken: assumes that the branch is taken.
- Predict depending on the branch direction (PowerPC 601):
  - predict branch taken for backward branches;
  - predict branch not taken for forward branches.

Dynamic Branch Prediction

- Dynamic prediction techniques improve the accuracy of the prediction by recording the history of conditional branches.

One-Bit Prediction Scheme

- One-bit is used in order to record if the last execution resulted in a branch taken or not. The system predicts the same behavior as for the last time.

  Shortcoming
  
  When a branch is almost always taken, then when it is not taken, we will predict incorrectly twice, rather than once:

  - - - - - - - - - - -
  LOOP - - - - - - - - -
  - - - - - - - - - - -
  BNZ LOOP

  - After the loop has been executed for the first time and left, it will be remembered that BNZ has not been taken. Now, when the loop is executed again, after the first iteration there will be a false prediction; following predictions are OK until the last iteration, when there will be a second false prediction.
  - In this case the result is even worse than with static prediction considering that backward loops are always taken (PowerPC 601 approach).

Two-Bit Prediction Scheme

- With a two-bit scheme predictions can be made depending on the last two instances of execution.
- A typical scheme is to change the prediction only if there have been two incorrect predictions in a row.

  prd.: taken
  11 prd.: taken
  not taken
  taken

  not taken
  prd.: not taken
  10 prd.: not taken
  taken

  not taken
  prd.: not taken
  00 prd.: not taken

  not taken

  After the first execution of the loop the bits attached to BNZ will be 01; now, there will be always one false prediction for the loop, at its exit.
Branch History Table

- History information can be used not only to predict the outcome of a conditional branch but also to avoid recalculation of the target address. Together with the bits used for prediction, the target address can be stored for later use in a branch history table.

Branch History Table (cont’d)

Some explanations to previous figure:

- **Address where to fetch from:** If the branch instruction is not in the table the next instruction (address \(PC + 1\)) is to be fetched. If the branch instruction is in the table first of all a prediction based on the prediction bits is made. Depending on the prediction outcome the next instruction (address \(PC + 1\)) or the instruction at the target address is to be fetched.

- **Update entry:** If the branch instruction has been in the table, the respective entry has to be updated to reflect the correct or incorrect prediction.

- **Add new entry:** If the branch instruction has not been in the table, it is added to the table with the corresponding information concerning branch outcome and target address. If needed one of the existing table entries is discarded.

The Intel 80486 Pipeline

- The 80486 is the last x86 processor that is not superscalar. It is a typical example of an advanced non-superscalar pipeline.

- The 80486 has a five stage pipeline.

- No branch prediction or, in fact, always *not taken*.

The ARM pipeline

**ARM7 pipeline**

- **Fetch:** instructions fetched from cache.

- **Decode:** instructions and operand registers decoded.

- **Execute:** registers read; shift and ALU operations; results or loaded data written back to register.
The ARM pipeline (cont’d)

**ARM9 pipeline**
- **Fetch**: instructions fetched from I-cache.
- **Decode**: instructions and operand registers decoded; registers read.
- **Execute**: shift and ALU operations.
- **Data memory access**: fetch/store data from/to D-cache.
- **Register write**: results or loaded data written back to register.

The performance of the ARM9 is significantly superior to the ARM7:
- Higher clock speed due to larger number of pipeline stages.
- More even distribution of tasks among pipeline stages; tasks have been moved away from the execute stage.

**ARM11 pipeline**
- **Fetch 1, 2**: instructions fetched from I-cache; dynamic branch prediction.
- **Decode**: instructions decoded; static branch prediction (if needed).
- **Issue**: instruction issued; registers read.
- **Address**: address calculation.
- **ALU 1,2**: ALU/MAC operations.
- **Memory 1,2**: data memory access.
- **Writeback**: results written to register

Branch instructions can dramatically affect pipeline performance. It is very important to reduce penalties produced by branches.
- Instruction fetch units are able to recognize branch instructions and generate the target address. Fetching at a high rate from the instruction cache and keeping the instruction queue loaded, it is possible to reduce the penalty for unconditional branches to zero. For conditional branches this is not possible because we have to wait for the outcome of the decision.
- Delayed branching is a compiler based technique aimed to reduce the branch penalty by moving instructions into the branch delay slot.
- Efficient reduction of the branch penalty for conditional branches needs a clever branch prediction strategy. Static branch prediction does not take into consideration execution history. Dynamic branch prediction is based on a record of the history of a conditional branch.
- Branch history tables are used to store both information on the outcome of branches and the target address of the respective branch.