Design and Analysis of Parallel Programs

TDDE35 Lecture 3-4

Christoph Kessler

PELAB / IDA Linköping university Sweden

Background reading: C. Kessler, "*Design and Analysis of Parallel Algorithms* – *An Introduction*", Compendium TDDC78/TDDD56 Chapter 2. (c) 2019, 2020 https://www.ida.liu.se/~TDDC78/handouts.shtml login: parallel



Outline


Design and analysis of parallel algorithms

- Foster's PCAM method for the design of parallel programs
- Parallel cost models
- Parallel work, time, cost
- Parallel speed-up; speed-up anomalies
- Amdahl's Law
- Fundamental parallel algorithms: Parallel prefix, List ranking

+ TDDD56: Parallel Sorting Algorithms

+ TDDC78: Parallel Linear Algebra and Linear System Solving

Foster's Method for Design of Parallel Programs ("PCAM")



Parallel Cost Models

A Quantitative Basis for the Design of Parallel Algorithms

Christoph Kessler, IDA, Linköping University



Parallel Computation Model = Programming Model + Cost Model

- + abstract from hardware and technology
- + specify basic operations, when applicable
- + specify how data can be stored
- → analyze algorithms before implementation independent of a particular parallel computer

 $\rightarrow T = f(n, p, ...)$

→ focus on most characteristic (w.r.t. influence on exec. time) features of a broader class of parallel machines

Programming model

C. K

- shared memory / message passing,
- degree of synchronous execution

Cost model

- key parameters
- cost functions for basic operations
- constraints



Parallel Computation Models

Shared-Memory Models

- PRAM (Parallel Random Access Machine) [Fortune, Wyllie '78] including variants such as Asynchronous PRAM, QRQW PRAM
- Data-parallel computing
- Task Graphs (Circuit model; Delay model)
- Functional parallel programming

• ...

Message-Passing Models

- BSP (Bulk-Synchronous Parallel) Computing [Valiant'90] including variants such as Multi-BSP [Valiant'08]
- MPI (programming model)
 + Delay-model or LogP-model (cost model)
- Synchronous reactive (event-based) programming e.g. Erlang
- Dataflow programming

C. Kessler, IDA, Linköping University



Cost Model

Cost model: should

- + explain available observations
- + predict future behaviour
- + abstract from unimportant details \rightarrow generalization

Simplifications to reduce model complexity:


- use idealized multicomputer model ignore hardware details: memory hierarchies, network topology, ...
- use scale analysis drop insignificant effects
- use empirical studies

calibrate simple models with empirical data rather than developing more complex models


Flashback to DALG, Lecture 1: The RAM (von Neumann) model for sequential computing

RAM (Random Access Machine)


programming and cost model for the analysis of sequential algorithms



C.



Analysis of sequential algorithms: RAM model (Random Access Machine)



 $_{\rm c.}$ \rightarrow arithmetic circuit model, directed acyclic graph (DAG) model



The PRAM Model – a Parallel RAM

Parallel Random Access Machine

p processors

MIMD

common clock signal

arithm./jump: 1 clock cycle


shared memory

C.

uniform memory access time latency: 1 clock cycle (!) concurrent memory accesses sequential consistency

private memory (optional)

processor-local access only



[Fortune/Wyllie'78]



Remark

PRAM model is very idealized, extremely simplifying / abstracting from real parallel architectures:

unbounded number of processors:

abstracts from scheduling overhead

local operations cost 1 unit of time

every processor has unit time memory access

to any shared memory location:

abstracts from communication time, bandwidth limitation,

memory latency, memory hierarchy, and locality

- \rightarrow focus on pure, fine-grained parallelism
- → Good for rapid prototyping of parallel algorithm designs: A parallel algorithm that does not scale under the PRAM model does not scale well anywhere else!

C. Kessler, IDA, Linköping University


The PRAM cost model has only 1 machine-specific parameter: the number of processors



PRAM Variants

Exclusive Read, Exclusive Write (EREW) PRAM


- concurrent access only to different locations in the same cycle
- Concurrent Read, Exclusive Write (CREW) PRAM
 - simultaneous reading from *or* writing to same location is possible:
- Concurrent Read, Concurrent Write (CRCW) PRAM
 - simultaneous reading from *or* writing to same location is possible:
 - Weak CRCW
 - Common CRCW
 - Arbitrary CRCW
 - **Priority CRCW**
 - Combining CRCW (global sum, max, etc.)
- c. No need for ERCW ...



Given *n* numbers $x_0, x_1, ..., x_{n-1}$ stored in an array.


The global sum $\sum_{i=0}^{n-1} x_i$ can be computed in $\lceil \log_2 n \rceil$ time steps on an EREW PRAM with *n* processors.

Parallel algorithmic paradigm used: Parallel Divide-and-Conquer



Use induction or the master theorem [Cormen+'90 Ch.4] $\rightarrow T(n) \in O(\log n)$


Recursive formulation of DC parallel sum algorithm in some programming model



Recursive formulation of DC parallel sum algorithm in EREW-PRAM model

SPMD (single-program-multiple-data) execution style: code executed by all threads (PRAM procs) in parallel, threads distinguished by thread ID \$

in the PRAM programming language Fork [Keller, K., Träff'01]



```
sync int parsum( sh int *d, sh int n)
{
    // calling group's processor ranks $ in [0...#-1]
    sh int s1, s2;
    sh int nd2 = n / 2;
    if (n==1) return d[0]; // base case
    if ($<nd2) // split processor group:
        s1 = parsum( d, nd2 );
    else s2 = parsum( &(d[nd2]), n-nd2 );
    // subgroups merge here, barrier synchronization
    return s1 + s2;</pre>
```

Iterative formulation of DC parallel sum in EREW-PRAM model

idle

idle

idle

idle

idle

idle


idle

```
int sum(sh int a[], sh int n)
                                                idle
                                                    idle
                                                        idle
{
  int d, dd;
                                                idle
                                                    idle
                                                       idle
  int ID = rerank();
  d = 1;
                                                idle
                                                        idle
  while (d<n) {
                                            a(1) a(2) a(3) a(4) a(5) a(6) a(7) a(8)
     dd = d; d = d*2;
     if (ID d = 0) a [ID] = a [ID] + a [ID d];
  }
}
```



Circuit / DAG model

 Independent of <u>how</u> the parallel computation is expressed, the resulting (unfolded) task graph looks the same.



- **Task graph** is a directed acyclic graph (DAG) G=(V,E)
 - Set V of vertices: elementary tasks (taking time 1 resp. O(1) each)
 - Set *E* of directed edges: dependences (partial order on tasks) (v_1, v_2) in $E \rightarrow v_1$ must be finished before v_2 can start
- **Critical path** = longest path from an entry to an exit node
 - Length of critical path is a lower bound for parallel time complexity
- **Parallel time** can be longer if number of processors is limited
 - → schedule tasks to processors such that dependences are preserved -

by programmer (SPMD execution) or run-time system (fork-join execution) C. Kessler, IDA, Linköping University
17

For a fixed number of processors ... ?

- Usually, *p* << *n*
- Requires scheduling the work to p processors

(A) manually, at algorithm design time:

- Requires algorithm engineering
- E.g. for parallel sum:


stop the parallel divide-and-conquer e.g. at subproblem size n/pand switch there to sequential divide-and-conquer (= task agglomeration)

- Step 0. Partition the array of *n* elements in *p* slices of *n/p* elements each (= domain decomposition)
- Step 1. Each processor calculates a local sum for one slice, using the sequential sum algorithm, resulting in p partial sums (intermediate values)
- Step 2. The *p* processors run the parallel algorithm to sum up the intermediate values to the global sum.
 C. Kessler, IDA, Linköping University



For a fixed number of processors ... ?


- Usually, *p* << *n*
- Requires scheduling the work to p processors
- (B) automatically, at run time:
- Requires a task-based runtime system with dynamic scheduler
 - Each newly created task is dispatched at runtime to an available worker processor
 - ▶ run-time overhead ⊗
 - Dynamic load balancing ⁽²⁾
 - Central task queue where idle workers fetch next task to execute
 - Local task queues + Work stealing idle workers steal a task from some other processor





Delay Model

Idealized multicomputer: point-to-point communication costs overhead t_{msg} .



Cost of communicating a larger block of *n* bytes:

time $t_{msg}(n)$ = sender overhead + latency + receiver overhead + n/bandwidth =: $t_{startup}$ + $n \cdot t_{transfer}$

Assumption: network not overloaded; no conflicts occur at routing


 $t_{startup}$ = startup time (time to send a 0-byte message) accounts for hardware and software overhead.

 $t_{transfer}$ = transfer rate, send time per word sent.

depends on the network bandwidth.

C. Kessler, IDA, Linköping University

BSP-Model



BSP program = sequence of supersteps, separated by (logical) barriers

C. Kessler, IDA, Linköping University

BSP Example: Global Maximum (NB: non-optimal algorithm)

Compute maximum of *n* numbers A[0, ..., n-1] on BSP(p, L, g, s):

// A[0..n-1] distributed block-wise across p processors step

// local computation phase:

```
m \leftarrow -\infty;

for all A[i] in my local partition of A \{ m \leftarrow \max(m, A[i]); \

// communication phase:

if myPID \neq 0

send (m, 0);

else // on P_0:


for each i \in \{1, ..., p-1\}

recv (m_i, i);

step
```

if myPID = 0 for each $i \in \{1, ..., p-1\}$ $m \leftarrow \max(m, m_i)$; Local work: $\Theta(n/p)$ Communication: h = p - 1(P_0 is bottleneck) $t_{step} = w + hg + L$ $= \Theta\left(\frac{n}{p} + pg + L\right)$

C. Kessler, IDA, Linköping University





LogP Model → TDDC78

LogP model

[Culler et al. 1993]

for the cost of communicating small messages (a few bytes)

4 parameters:

latency Loverhead ogap g (models bandwidth) processor number P

abstracts from network topology


gap g = inverse network bandwidth per processor:

Network capacity is L/g messages to or from each processor.

L, o, g typically measured as multiples of the CPU cycle time.


transmission time for a small message:

 $2 \cdot o + L$ if the network capacity is not exceeded C. Kessler, IDA, Linköping University 23






LogP Model: Example → TDDC78



Example: Broadcast on a 2-dimensional hypercube

With example parameters P = 4, $o = 2\mu s$, $g = 3\mu s$, $L = 5\mu s$



it takes at least $18\mu s$ to broadcast 1 byte from P0 to P1, P2, P3

Remark: for determining time-optimal broadcast trees in LogP, see [Papadimitriou/Yannakakis'89], [Karp et al.'93]

C. Kessler, IDA, Linköping University

Analysis of Parallel Algorithms

Christoph Kessler, IDA, Linköping University



Analysis of Parallel Algorithms

Performance metrics of parallel programs


Parallel execution time

- Counted from the start time of the earliest task to the finishing time of the latest task
- Work the total number of performed elementary operations
- **Cost** the product of parallel execution time and #processors

Speed-up

- the factor by how much faster we can solve a problem with p processors than with 1 processor, usually in range (0...p)
- Parallel efficiency = Speed-up / #processors, usually in (0...1)
- Throughput = #operations finished per second
- Scalability
 - does speedup keep growing well also when #processors grows large?

C. Kessler, IDA, Linköping University





Analysis of Parallel Algorithms

Asymptotic Analysis

- Estimation based on a cost model and algorithm idea (pseudocode operations)
- Discuss behavior for large problem sizes, large #processors

Empirical Analysis

- Implement in a concrete parallel programming language
- Measure time on a concrete parallel computer
 - Vary number of processors used, as far as possible
- More precise
- More work, and fixing bad designs at this stage is expensive




Parallel Time, Work, Cost


problem size n# processors ptime t(p,n)work w(p,n)cost $c(p,n) = t \cdot p$

Example: seq. sum algorithm

s = a(1) do i = 2, n s = s + a(i) end do

n-1 additions n loads O(n) other







Parallel work, time, cost

parallel work $w_A(n)$ of algorithm A on an input of size n

= max. number of instructions performed by all procs during execution of A, where in each (parallel) time step as many processors are available as needed to execute the step in constant time.

parallel time $t_A(n)$ of algorithm A on input of size n

= max. number of parallel time steps required under the same circumstances

parallel cost $c_A(n) = t_A(n) * p_A(n)$ $\rightarrow c_A(n) \ge w_A(n)$ where $p_A(n) = \max_i p_i(n) = \max$. number of processors used in a step of A

Work, time, cost are thus *worst-case* measures.

 $t_A(n)$ is sometimes called the depth of A (cf. circuit model of (parallel) computation)

С.

 $p_i(n)$ = number of processors needed in time step *i*, $0 \le i < t_A(n)$, to execute the step in constant time. Then, $w_A(n) = \sum_{i=0}^{t_A(n)} p_i(n)$



→ TDDD56

Work-optimal and cost-optimal

A parallel algorithm A is asymptotically work-optimal iff $w_A(p,n) = O(t_{seq}(n))$

A parallel algorithm A is asymptotically cost-optimal iff $c_A(p,n) = O(t_{seq}(n))$

Making the parallel sum algorithm cost-optimal:

Instead of *n* processors, use only $n/\log_2 n$ processors.

First, each processor computes sequentially the global sum of "its" $\log n$ local elements. This takes time $O(\log n)$.

Then, they compute the global sum of $n/\log n$ partial sums using the previous parallel sum algorithm.

Time: $O(\log n)$ for local summation, $O(\log n)$ for global summation Cost: $n/\log n \cdot O(\log n) = O(n)$ *linear!*

c. This is an example of a more general technique based on Brent's theorem.



Speedup

Consider problem \mathcal{P} , parallel algorithm A for \mathcal{P}

 T_s = time to execute the best serial algorithm for \mathcal{P} on one processor of the parallel machine

T(1) = time to execute parallel algorithm *A* on 1 processor T(p) = time to execute parallel algorithm *A* on *p* processors


Absolute speedup
$$S_{abs} = \frac{T_s}{T(p)}$$

Relative speedup $S_{rel} = \frac{T(1)}{T(p)}$

$$S_{abs} \leq S_{rel}$$



Speedup



trivially parallel (e.g., matrix product, LU decomposition, ray tracing) \rightarrow close to ideal S = p

work-bound algorithms

 \rightarrow linear $S \in \Theta(p)$, work-optimal

tree-like task graphs (e.g., global sum / max) \rightarrow sublinear $S \in \Theta(p/\log p)$

communication-bound \rightarrow sublinear S = 1/fn(p)

Most papers on parallelization show only relative speedup

(as $S_{abs} \leq S_{rel}$, and best seq. algorithm needed for S_{abs})

С. הבשובו, ושא, בוווגטטוווע טווועבושונע



Amdahl's Law: Upper bound on Speedup

Consider execution (trace) of parallel algorithm *A*: sequential part *A^s* where only 1 processor is active parallel part *A^p* that can be sped up perfectly by *p* processors

$$\rightarrow$$
 total work $w_A(n) = w_{A^s}(n) + w_{A^p}(n)$, time $T = T_{A^s} + \frac{T_{A^p}}{p}$,

Amdahl's Law

If the sequential part of *A* is a *fixed* fraction of the total work irrespective of the problem size *n*, that is, if there is a constant β with


$$\beta = \frac{w_{A^s}(n)}{w_A(n)} \le 1$$

the relative speedup of A with p processors is limited by

$$\frac{p}{\beta p + (1 - \beta)} < 1/\beta$$



Amdahl's Law



C. Kessler, IDA, Linköping University




Proof of Amdahl's Law

$$S_{rel} = \frac{T(1)}{T(p)} = \frac{T(1)}{T_{A^s} + T_{A^p}(p)}$$

Assume perfect parallelizability of the parallel part A^p , that is, $T_{A^p}(p) = (1 - \beta)T(p) = (1 - \beta)T(1)/p$:

$$S_{rel} = \frac{T(1)}{\beta T(1) + (1 - \beta)T(1)/p} = \frac{p}{\beta p + 1 - \beta} \le 1/\beta$$



Remark:

For most parallel algorithms the sequential part is *not* a fixed fraction.



Remarks on Amdahl's Law

Not limited to speedup by parallelization only!

Can also be applied with other optimizations e.g. SIMDization, instruction scheduling, data locality improvements, ...

Amdahl's Law, general formulation:

If you speed up a fraction $(1 - \beta)$ of a computation by a factor p, the overall speedup is $\frac{p}{\beta p + (1 - \beta)}$, which is $< \frac{1}{\beta}$.

Implications

• Optimize for the common case.

If $1 - \beta$ is small, optimization has little effect.

• Ignored optimization opportunities (also) limit the speedup.

As $p \longrightarrow \infty$, speedup is bound by $\frac{1}{\beta}$.



Speedup Anomalies

Speedup anomaly:

An implementation on *p* processors may execute faster than expected.


Superlinear speedup

speedup function that grows faster than linear, i.e., in $\Omega(p)$

Possible causes:

- cache effects
- search anomalies

Real-world example: move scaffolding



Speedup anomalies may occur only for fixed (small) range of *p*.

Theorem:


There is no absolute superlinear speedup for arbitrarily large p.



Search Anomaly Example: Simple string search

Given: Large unknown string of length *n*, pattern of constant length *m* << *n* Search for *any* occurrence of the pattern in the string.

Simple sequential algorithm: Linear search




Pattern found at first occurrence at position *t* in the string after *t* time steps or not found after *n* steps



Parallel Simple string search

Given: Large unknown shared string of length n, pattern of constant length m << n Search for any occurrence of the pattern in the string.

Simple parallel algorithm: Contiguous partitions, linear search



Case 1: Pattern not found in the string

- \rightarrow measured parallel time *n/p* steps
- → speedup = n / (n/p) = p \odot



Parallel Simple string search

Given: Large unknown shared string of length *n*, pattern of constant length *m* << *n* Search for *any* occurrence of the pattern in the string.

Simple parallel algorithm: Contiguous partitions, linear search 0 n/p-1 2n/p-1 3n/p-1 (p-1)n/p-1 n-1

Case 2: Pattern found in the first position scanned by the last processor

- \rightarrow measured parallel time 1 step, sequential time *n-n/p* steps
- \rightarrow observed speedup *n-n/p*, "superlinear" speedup?!?


But, ...


... this is not the worst case (but the best case) for the parallel algorithm; ... and we could have achieved the same effect in the sequential algorithm, too, by altering the string traversal order C. Kessler, IDA, Linköping University



Simple Analysis of Cache Impact

- Call a variable (e.g. array element) *live* between its first and its last access in an algorithm's execution
 - Focus on the large data structures of an algorithm (e.g. arrays)
- Working set of algorithm A at time t $WS_A(t) = \{ v: variable v live at t \}$
- Worst-case working set size / working space of A $WSS_{A} = \max_{t} | WS_{A}(t) |$
- Average-case working set size / working space of A \dots = avg_t | WS_A(t) |







Simple Analysis of Cache Impact

- Call a variable (e.g. array element) *live* between its first and its last access in an algorithm's execution
 - Focus on the large data structures of an algorithm (e.g. arrays)
- Working set of algorithm A at time t
 WS_A(t) = { v: variable v live at t }
- Worst-case working set size / working space of A WSS_A = max_t | WS_A(t) |
- Average-case working set size / working space of A
 ... = avg_t | WS_A(t) |
- Rule of thumb: Algorithm A has good (last-level) cache locality if WSS_A < 0.9 * SizeOfLastLevelCache
 - Assuming a fully associative cache with perfect LRU impl.
 - Impact of the cache line size not modeled
 - 10% reserve for some "small" data items (current instructions, loop variables, stack frame contents, ...)

③ Allows realistic performance prediction for simple regular algorithms

c. Reard to analyze WSS for complex, irregular algorithms

Further fundamental parallel algorithms

Parallel prefix sums Parallel list ranking

... as time permits ...

Christoph Kessler, IDA, Linköping University



Data-Parallel Algorithms

- One task (virtual processor) associated with each data element Agglomeration + mapping to hardware processors by the compiler
- Problems of size *N* solved usually in time *O*(1) or *O*(log*N*) using *N* processors

Some data-parallel algorithms

- Parallel sum $\sqrt{}$
- Prefix sums (partial sums)
- Radix sort
- Parsing a regular language
- Parallel combinator reduction
- List ranking (finding the end of a parallel linked list, list prefix sums etc.)
- Matching components of two lists



The Prefix-Sums Problem

Given: a set *S* (e.g., the integers) a binary associative operator \oplus on *S*, a sequence of *n* items $x_0, \ldots, x_{n-1} \in S$

compute the sequence *y* of *prefix sums* defined by

$$y_i = \bigoplus_{j=0}^i x_j$$
 for $0 \le i < n$

An important building block of many parallel algorithms! [Blelloch'89]

typical operations \oplus :

integer addition, maximum, bitwise AND, bitwise OR

Example:

C. |

bank account: initially 0\$, daily changes $x_0, x_1, ...$

 \rightarrow compute daily balances: (0,) x_0 , $x_0 + x_1$, $x_0 + x_1 + x_2$, ...




Sequential prefix sums algorithm

```
void seq_prefix( int x[], int n, int y[] )
{
    int i;
    int ps; // i'th prefix sum
    if (n>0) ps = y[0] = x[0];
    for (i=1; i<n; i++) {
        ps += x[i];
        y[i] = ps;
    }
}</pre>
```

if run in parallel on *n* virtual processors:

time $\Theta(n)$, work $\Theta(n)$, cost $\Theta(n^2)$



Task dependence graph: linear chain of dependences \rightarrow seems to be inherently sequential — how to parallelize?



Parallel prefix sums algorithm 1 A first attempt...

Naive parallel implementation:

apply the definition,

$$y_i = \bigoplus_{j=0}^i x_j$$
 for $0 \le i < n$

and assign one processor for computing each y_i

 \rightarrow parallel time $\Theta(n)$, work and cost $\Theta(n^2)$

But we observe:


a lot of redundant computation (common subexpressions)

C. Kessler, IDA, Linköping University

Parallel Prefix Sums Algorithm 2: Upper-Lower Parallel Prefix

Algorithmic technique: parallel divide&conquer

We consider the simplest variant, called Upper/lower parallel prefix: recursive formulation:




Parallel time: $\log n$ steps, work: $n/2 \log n$ additions, cost: $\Theta(n \log n)$

c. Not work-optimal! And needs concurrent read...

Parallel Prefix Sums Algorithm 3: Recursive Doubling (for EREW PRAM)

[Hillis, Steele '86]

EREW (exclusive read, exclusive write) prefix sums algorithm:



iterative formulation in data-parallel pseudocode:

real a: array[0..N-1]; int stride;


stride \leftarrow 1; while stride < N do

forall i: [0..N-1] in parallel do

if $i \ge$ stride then $a[i] \leftarrow a[i-\text{stride}] + a[i];$ stride := stride * 2;

(* finally, sum in a[N-1] *)

Parallel Prefix Sums Algorithm 4: Odd-Even Parallel Prefix



EREW, $2\log n - 2$ time steps, work $2n - \log n - 2$, cost $\Theta(n \log n)$

Not cost-optimal! But may use Brent's theorem...

C. Kessler, IDA, Linköping University

Parallel Prefix Sums Algorithm 5 Ladner-Fischer Parallel Prefix Sums (1980)

Odd-Even Parallel Prefix Sums algorithm after work-time rescheduling:

cost-optimal (cost $\Theta(n)$) if using $\Theta(n/\log n)$ virtual processors only



Parallel List Ranking (1)

Parallel list: (unordered) array of list items (one per proc.), singly linked

Problem: for each element, find the end of its linked list.

Algorithmic technique: recursive doubling, here: "pointer jumping" [Wyllie'79]

The algorithm in pseudocode:

```
forall k in [1..N] in parallel do

chum[k] \leftarrow next[k];

while chum[k] \neq null


and chum[chum[k]] \neq null do

chum[k] \leftarrow chum[chum[k]];

od
```

od


lengths of chum lists halved in each step $c_{.} \Rightarrow \lceil \log N \rceil$ pointer jumping steps





Parallel List Ranking (2)

Extended problem: compute the rank = distance to the end of the list



By pointer jumping:

in each step:

to my own distance value, I add the distance of my \rightarrow chum that I splice out of the list

Every step + doubles #lists + halves lengths $\rightarrow \lceil \log_2 n \rceil$ steps

Not work-efficient!

C. Kessler, IDA, Linköping University



Parallel List Ranking (3)

NULL-checks can be avoided by marking list end by a self-loop.

Pointer jumping algorithm for list ranking, implementation in Fork:

```
wyllie( sh LIST list[], sh int length )
{
  LIST *e; // private pointer
  int nn;
  e = list[$$]; // $$ is my processor index
  if (e - next != e) e - rank = 1; else e - rank = 0;
  nn = length;
  while (nn>1) {
    e->rank = e->rank + e->next->rank;
    e->next = e->next->next;
    nn = nn>>1; // division by 2
  }
```

Parallel Mergesort

... if time permits ...

More on parallel sorting in TDDD56

Christoph Kessler, IDA, Linköping University



Mergesort (1)


- Known from sequential algorithm design
- Merge: take two <u>sorted</u> blocks of length k and combine into one sorted block of length 2k

Sequential time: O(k)

Can also be formulated for in-place merging (copy back)




Sequential Mergesort






Sequential Mergesort



```
... ordinary 2-to-1 merge in O(n1+n2) steps ...
```



Towards a simple parallel Mergesort...






Simple Parallel Mergesort

```
void SParMergesort (int *array, int n) // in place
     if (n==1) return; // nothing to sort
     if (depth_limit_for_recursive_parallel_decomposition_reached())
         SeqMergesort( array, n ); // switch to sequential
     // parallel divide and conquer:
     in parallel do {
                                                  Split array (trivial, calculate n/2)
          SParMergesort (array, n/2);
          SParMergesort ( array + n/2, n-n/2 );
                                                SParMergesort
                                                                 SParMergesort
     // now the two subarrays are sorted
     seq SeqMerge (array, n/2, n-n/2);
                                                   SeqMerge
   void SeqMerge (int *array, int n1, int n2) // sequential merge in place
     // ... merge in O(n1+n2) steps ...
с. к }
```



Simple Parallel Mergesort, Analysis



NB: SeqMerging (linear in input size) does all the heavy work in Mergesort

Parallel Time:

. . .

$$(n) = T(n/2) + T_{split}(n) + T_{SeqMerge}(n) + O(1)$$

= T(n/2) + O(n)
= O(n) + O(n/2) + O(n/4) + ... + O(1)
= O(n) 🛞

Parallel Work: O(n log n) 🙂



Simple Parallel Mergesort, Discussion

- Structure is symmetric to Simple Parallel Quicksort
- Here, all the heavy work is done in the SeqMerge() calls
 - The counterpart of SeqPartition in Quicksort
 - Limits speedup and scalability
- Parallel time O(n), parallel work O(n log n), speedup limited to O(log n)
- (Parallel) Mergesort is an oblivious algorithm
 - could be used for a sorting network like bitonic sort

• Exercise:


Iterative formulation (use a while loop instead of recursion) C. Kessler, IDA, Linköping University



rank (a[i], b)

How to merge in parallel?


- For each element of the two arrays to be merged, calculate its final position in the merged array by cross-ranking
 - rank(x, (a₀,...,a_{n-1})) = #elements a_i < x</p>
 - Compute rank by a sequential binary search, time O(log n)






Example: ParMerge

- a = (2, 3, 7, 9), b = (1, 4, 5, 8), indices start at 0
- rank_a_in_b = (1, 1, 3, 4)
 rank_b_in_a = (0, 2, 2, 3)
- a[0] to pos. c[0+1] = 1
 a[1] to pos. c[1+1] = 2
 a[2] to pos. c[2+3] = 5
 a[3] to pos. c[2+3] = 7
 b[0] to pos. c[3+4] = 7
 b[0] to pos. c[0+0] = 0
 b[1] to pos. c[0+0] = 3
 b[2] to pos. c[2+2] = 4
 b[3] to pos. c[3+3] = 6
- After copying,
 c = (1, 2, 3, 4, 5, 7, 8, 9)





Fully Parallel Mergesort, Analysis



NB: ParMerge (time logarithmic in input size) does all the heavy lifting work in ParMergeSort

Parallel Time:

$$T(n) = T(n/2) + T_{split}(n) + T_{ParMerge}(n) + O(1)$$

= T(n/2) + O(log n)
= O(log n) + O(log n/2) + ...+ O(1)
= O(log² n)

Parallel Work:

$$V(n) = 2 W(n/2) + O(n \log n)$$

= ...
= O(n log² n)



Summary

Parallel computation model = programming model + performance model

- ightarrow quantitative basis for design and analysis of parallel algorithms
- Use simple performance models (PRAM, Delay, BSP) early in the design process.
- Refine performance model at later stages (BSP, LogP, LogGP) and conduct simple experiments to derive model parameters
- During implementation, compare performance to predictions by the model \rightarrow may identify implementation errors and improve quality.

Questions?

Christoph Kessler, IDA, Linköping University



Further Reading

See the TDDC78/TDDD56 Compendium!

C. Kessler, J. Keller: Models for Parallel Computing: Review and Perspectives. *PARS-Mitteilungen* **24**, Gesellschaft für Informatik, Dec. 2007, ISSN 0177-0454.

On PRAM model and Design and Analysis of Parallel Algorithms

- J. Keller, C. Kessler, J. Träff: *Practical PRAM Programming.* Wiley Interscience, New York, 2001.
- J. JaJa: An introduction to parallel algorithms. Addison-Wesley, 1992.
- D. Cormen, C. Leiserson, R. Rivest: *Introduction to Algorithms,* Chapter 30. MIT press, 1989.
- H. Jordan, G. Alaghband: *Fundamentals of Parallel Processing.* Prentice Hall, 2003.
- W. Hillis, G. Steele: Data parallel algorithms. Comm. ACM 29(12), Dec. 1986. Link on TDDC78 / TDDD56 course homepage.

C. Kessler, IDA, Linköping University