TDDC32 Design and implementation of a software module in Java
The complete timetable for VT1 2013 is here
About two thirds of the lab sessions will be supervised, while the rest will be without assistant. Look at the timetable for details.
Page responsible: Tommy Färnqvist
Last updated: 2013-01-09