A Petri Net based Modeling and Verification Technique for Real-Time Embedded Systems

Luis Alejandro Cortés



INSTITUTE OF TECHNOLOGY

ISBN 91-7373-228-1 ISSN 0280-7971 PRINTED IN LINKÖPING, SWEDEN BY LINKÖPING UNIVERSITY COPYRIGHT © 2001 LUIS ALEJANDRO CORTÉS

To my Family

Abstract

EMBEDDED SYSTEMS are used in a wide spectrum of applications ranging from home appliances and mobile devices to medical equipment and vehicle controllers. They are typically characterized by their real-time behavior and many of them must fulfill strict requirements on reliability and correctness.

In this thesis, we concentrate on aspects related to modeling and formal verification of real-time embedded systems.

First, we define a formal model of computation for real-time embedded systems based on Petri nets. Our model can capture important features of such systems and allows their representations at different levels of granularity. Our modeling formalism has a well-defined semantics so that it supports a precise representation of the system, the use of formal methods to verify its correctness, and the automation of different tasks along the design process.

Second, we propose an approach to the problem of formal verification of real-time embedded systems represented in our modeling formalism. We make use of model checking to prove whether certain properties, expressed as temporal logic formulas, hold with respect to the system model. We introduce a systematic procedure to translate our model into timed automata so that it is possible to use available model checking tools. Various examples, including a realistic industrial case, demonstrate the feasibility of our approach on practical applications.

Acknowledgements

I WOULD LIKE TO EXPRESS my sincere gratitude towards Professor Zebo Peng and Professor Petru Eles for their invaluable guidance and constant support throughout my graduate studies.

I have enjoyed the time I have spent at IDA. I am very grateful to those people who, in a way or another, have contributed to making this thesis possible. My colleagues at the Embedded Systems Laboratory (ESLAB) have created a friendly working environment. Thank you all.

Many thanks to Peter Lind at Saab Bofors Dynamics AB for providing the necessary insight about the industrial case studied in this thesis.

Thanks, Dad and Mom, for being my great teachers. Finally, I would like to thank my wife, Lina María, for her love, patience, and encouragement.

Luis Alejandro Cortés Linköping, December 2001

Contents

1.	Introduction	1
	1.1. Motivation	1
	1.2. Problem Formulation	3
	1.3. Contributions	3
	1.4. Thesis Overview	5
2.	Design Flow for Embedded Systems	7
	2.1. A Generic Design Flow	7
	2.2. Contributions to the Design Flow	10
3.	Related Work	13
	3.1. Modeling	13
	3.1.1. Finite State Machines	14
	3.1.2. Dataflow Graphs	15
	3.1.3. Communicating Processes	16
	3.1.4. Discrete-Event	17
	3.1.5. Petri Nets	17
	3.2. Formal Verification	19
	3.3. Our Approach	20
	3.3.1. Modeling	20
	3.3.2. Formal Verification	21
4.	The Design Representation	23
	4.1. Basic Definitions	23
	4.2. Description of Functionality	26

	4.3. Dynamic Behavior	27
	4.4. Summary	29
5.	Notions of Equivalence and	
	Hierarchy for PRES+	33
	5.1. Notions of Equivalence	33
	5.2. Hierarchical PRES+ Model	39
	5.2.1. Hierarchical Modeling of a GMDF α	46
6.	Formal Verification of Embedded Systems	49
	6.1. Preliminaries	50
	6.1.1. Formal Methods	50
	6.1.2. Temporal Logics	51
	6.1.3. Timed Automata	53
	6.2. Verification of PRES+ Models	55
	6.2.1. Our Approach to Formal Verification	56
	6.2.2. Translating PRES+ into Timed Automata	58
	6.3. Verification of an ATM Server	63
7.	Reduction of Verification Complexity	
	by using Transformations	67
	7.1. Transformations	68
	7.2. Verification of the GMDF α	74
8.	Reduction of Verification Time	
	by Clustering Transitions	79
	8.1. Clustering	80
	8.2. Improved Translation Procedure	84
	8.3. Revisiting the GMDF α	88
9.	Experimental Results	91
	9.1. Ring-Configuration Processes	91
	9.2. Fischer's Mutual Exclusion Protocol	94
	9.3.Radar Jammer	96
10.	Conclusions and Future Work	105
	10.1.Conclusions	105
	10.2.Future Work	107
	References	109

Chapter 1 Introduction

THIS THESIS CONCENTRATES on aspects related to the modeling and formal verification of real-time embedded systems.

We propose a modeling formalism that can capture relevant characteristics of real-time embedded systems at different levels of granularity.

We also introduce an approach to the problem of formal verification of real-time embedded systems represented in our modeling formalism.

This introductory chapter presents the motivation behind our research activities, followed by the formulation of the problem we are dealing with. A summary of the main contributions of our work as well as an overview of the structure of the thesis are also presented.

1.1 Motivation

Embedded systems are becoming pervasive in our everyday life. These systems have many applications including automotive and aircraft controllers, cellular phones, network switches, household appliances, medical devices, and consumer electron-

ics. The microprocessor market, for instance, clearly shows the situation: less than 1% of the microprocessors shipped all over the world in 1999 were used in general purpose computers [Tur99]. The rest of the share went to the embedded market.

Embedded systems are part of larger systems and typically interact continuously with their environment. Embedded systems generally include both software and hardware elements, that is, programmable processors and hardware components like application specific integrated circuits (ASICs) and field programmable gate arrays (FPGAs). Besides their heterogeneity, embedded systems are characterized by their dedicated function, real-time behavior, and high requirements on reliability and correctness [Cam96].

Designing systems with such characteristics is a difficult task. Moreover, the ever increasing complexity of embedded systems combined with small time-to-market windows poses interesting challenges for the designers.

An essential issue of any systematic methodology aiming at designing embedded systems is the underlying model of computation. The design process must be based on a model with precise mathematical meaning so that the different tasks from specification to implementation can be carried out systematically [Edw97]. A sound representation allows capturing unambiguously the functionality of the system, verifying its correctness with respect to certain desired properties, reasoning formally about the refinement and steps during the synthesis process, and using CAD tools in order to assist the designer [Sgr00]. Therefore, the use of a formal representation in embedded systems design is a must.

Correctness plays a key role in many embedded applications. As we become more dependent on computer systems, the cost of a failure can be extremely high, in terms of loss of both human lives and money. In safety-critical systems, for instance, reliability and safety are the most important criteria. Traditional validation techniques, like simulation and testing, are neither

INTRODUCTION

sufficient nor viable to verify the correctness of such systems. Formal verification is becoming a practical way to ensure the correctness of designs by complementing simulation and testing.

Formal methods are analytical and mathematical techniques intended to prove formally that the implementation of a system conforms its specification. Formal methods have extensively been used in software development [Gan94] as well as in hardware verification [Ker99]. However, formal verification techniques are not yet commonly used in embedded systems design.

1.2 Problem Formulation

The previous section has presented the motivation for our research and pointed out the relevance of the topics addressed in this thesis.

The model of computation is the backbone of a design flow. One of our goals is to define a formal representation capable of capturing important characteristics of real-time embedded systems, like timing and dedicated function. It must have a welldefined semantics so that the advantages of a sound modeling formalism can be exploited along the design process. It must be, at the same time, intuitive enough so that the designer can understand and handle it.

Since correctness is becoming increasingly important for embedded systems, we also aim at developing a framework for the verification of such systems by using formal methods. It must allow reasoning about design properties including timing requirements of systems.

1.3 Contributions

The main contributions of this thesis are as follows:

• Definition of a model of computation for real-time embedded systems design. PRES+, short for Petri Net based Represen-

tation for Embedded Systems, is an extension to the classical Petri nets model that captures explicitly timing information, allows systems to be represented at different levels of granularity, and improves expressiveness by allowing tokens to carry information. Furthermore, PRES+ supports the concept of hierarchy.

- An approach to the formal verification of real-time embedded systems. We present in this thesis an approach that allows reasoning formally about embedded systems represented in PRES+. Model checking is used to automatically determine whether the system model satisfies its required properties expressed in temporal logics. A systematic procedure to translate PRES+ models into timed automata is proposed so that it is possible to make use of existing model checking tools.
- Definition of notions of equivalence for systems represented in PRES+. Such notions establish a formal framework to compare PRES+ models, for instance, in a transformational approach. The concept of hierarchy for PRES+ models introduced in this thesis is closely related to these notions of equivalence.
- Strategies to improve the efficiency of verification. On one hand, correctness-preserving transformations are applied to the system model in order to obtain a simpler, yet semantically equivalent, one. Thus the verification effort can be reduced. On the other hand, by exploiting the structure of the system model and, in particular, extracting its sequential behavior, the translation of PRES+ into timed automata can be improved and, therefore, the complexity of the verification process can considerably be reduced.

Part of the work reported in this thesis has been presented in a number of publications [Cor99], [Cor00a], [Cor00b], [Cor00c], [Cor01b].

1.4 Thesis Overview

The rest of this thesis is structured as follows:

- Chapter 2 depicts a generic design flow for embedded systems and indicates those design steps that are mainly considered in this thesis.
- Chapter 3 addresses related work in the areas of modeling and formal verification.
- Chapter 4 presents the formal definition of the model of computation that we use to represent real-time embedded systems and describes its main features.
- Chapter 5 formally defines four notions of equivalence for systems represented in PRES+ and introduces the concept of hierarchical PRES+ model.
- Chapter 6 describes our approach to formal verification of embedded systems. It discusses how we make use of model checking to prove design properties with respect to a PRES+ model. A translation procedure from PRES+ into timed automata is also presented so that existing model checkers can be used in our approach.
- Chapter 7 introduces a transformational approach aimed at reducing the complexity of the verification process. A number of transformations to be used in order to simplify the system model are also presented.
- Chapter 8 discusses how further improvements of the verification approach can be achieved by exploiting the structure of the system model. An algorithm that extracts the sequential behavior of the system is proposed in this chapter.
- Chapter 9 demonstrates the feasibility of our approach on practical applications by studying different examples, includ-

ing a real-life system.

• Chapter 10 concludes this thesis and discusses possible directions in our future work.

Chapter 2 Design Flow for Embedded Systems

THIS CHAPTER PRESENTS a generic design flow for embedded systems. We emphasize the parts of such a flow that are directly addressed in this thesis in order to show how our work contributes to the design of embedded systems.

2.1 A Generic Design Flow

A generic design flow for embedded systems is shown in Figure 2.1. The process starts with a *system specification* which describes the functionality of the system as well as performance, cost, power, and other constraints of the intended design. Such a specification states the functionality without giving implementation details, that is, it specifies *what* the system must do without making assumptions about *how* it must be implemented.

The designer must come up with a *system model* that captures aspects from the functional part of the specification as well as non-functional attributes. Such a system model is usually presented at process or task level. The importance of a sound model



Figure 2.1: A generic design flow for embedded systems

of computation in the design flow becomes evident in the later phases.

Then, the designer must decide the underlying architecture of the system, that is, select the type and number of components as well as the way to interconnect them. This stage is known as *architecture selection*. The components may include processors, memories, and custom modules.

After the architecture selection phase comes *partitioning and mapping*, where the tasks or processes of the system model are grouped and mapped onto the selected components. Once it has been determined what parts are to be implemented on which components, certain decisions concerning the execution order of tasks or processes have to be taken. This design step is called *scheduling*.

At this point, the model must include the information about the decisions taken in the stages of architecture selection, partitioning, and scheduling (*mapped and scheduled model*). A formal representation allows systems to be refined incrementally so that new design decisions are included in the system model. This is possible because a model of computation with a welldefined semantics permits to formally reason about each refinement step during the design process.

The process further continues with *SW synthesis*, *HW synthesis*, and *communication synthesis*, and later with *prototyping*. The design flow includes iterations, where it is sometimes necessary to go back to previous steps because some of the design goals cannot be fulfilled.

Once the *prototype* has been produced, it must be thoroughly checked during the *testing* phase in order to find out whether it functions correctly.

Simulation can be used to validate the design at different stages of the process and, therefore, can be done at different levels of accuracy. *Formal verification* can also be performed at different points of the design flow, for example, on the initial system model or on the mapped and scheduled model.

2.2 Contributions to the Design Flow

Our work contributes to various steps of the flow presented above. The main contributions of this thesis are highlighted in Figure 2.1 as shaded boxes/ovals. The model of computation to be used in the design process is an important contribution of our research. As will be discussed in Chapter 4, PRES+ is a sound modeling formalism and supports a flow like the one presented above, in which the system model is refined to progressively include design decisions. Though we do not deal in this thesis with the problems of architecture selection, partitioning, and scheduling, our model is capable of capturing the design information resulted from these stages.

Formal verification requires a sound model. We propose an approach to formal verification of embedded systems represented in PRES+. This is another major contribution of our work to the design flow. In principle our verification approach can be applied to any level of abstraction, but in practice it is limited by the complexity of the system representation. Therefore, it is mainly useful at higher levels of abstraction.

Though we concentrate on the formal verification part of the validation/verification process, it is worth mentioning that we have developed a simulator for PRES+ models. Simulation is fundamental in the design flow and formal methods are not meant to replace it. Rather, simulation and formal verification must go hand in hand to successfully verify the correctness of designs.

Much of the research presented in this thesis has been performed within the frame of the SAVE project [SAV]. The SAVE project aims at the development of a formal approach to specification, implementation, and verification of heterogeneous electronic systems. The objective of the project is to devise improved solutions and methods for high level electronic system specification, verification, and refinement by use of formal methods. In the frame of SAVE, the design flow starts with a functional specification written in Haskell [Has]. The Haskell description employs higher-order functions, called *skeletons*, used to model elementary processes [San99]. Our research group has developed a tool which compiles Haskell descriptions based on skeletons into PRES+ models. The PRES+ model is then used as the basis for formal verification and as a design representation for the subsequent steps in the design process, as depicted in Figure 2.1. Though the SAVE design flow is a particular case of the flow described above, in which the functional specification is given in Haskell, it does illustrate that our model can indeed be used as a part of a realistic design flow for embedded systems.

Chapter 3 Related Work

MODELING IS AN IMPORTANT ISSUE of any design methodology. Many models of computation have been proposed in the literature to represent digital systems. These models encompass a broad range of styles, characteristics, and application domains. Particularly in embedded systems design, a variety of models have been developed and used as system representation.

In the field of formal verification, many approaches have also been presented. There are a lot of theoretical results that have been put into practice. However, approaches targeted especially to embedded systems are not so common.

This chapter presents related work in the areas of modeling and verification of embedded systems.

3.1 Modeling

Many models have been proposed to represent embedded systems [Lav99], [Edw97], including extensions to finite state machines, data flow graphs, communicating processes, and Petri nets, among others. Some of them give a rigorous mathematical treatment to the formalism. This section presents various models of computation for embedded systems reported in the literature.

3.1.1 FINITE STATE MACHINES

The classical Finite State Machine (FSM) representation is probably the most well-known model used for describing control systems. One of the disadvantages of FSMs is the exponential growth of the number of states as the system complexity rises. A number of extensions to the classical FSM model have been suggested.

Codesign Finite State Machines. A Codesign Finite State Machine (CFSM) is an extended FSM including a control part and a data computation part [Chi93]. Each CFSM behaves synchronously from its own perspective. A system is composed of a number of CFSMs that communicate among themselves asynchronously through signals, which carry information in the form of events. Such a semantics provides a GALS model: Globally Asynchronous (at the system level) and Locally Synchronous (at the CFSM level). CFSMs are intended for control-oriented systems and are the underlying model of the POLIS design environment [Bal97].

Finite State Machine with Datapath. In order to make it more suitable for data-oriented systems, the FSM model has been extended by introducing a set of internal variables, thus leading to the concept of FSM with Datapath (FSMD) [Gaj94]. The transition relation depends not only on the present state and input signals but also on a set of internal variables. Though the introduction of variables in the FSMD model helps to reduce the number of states, the lack of explicit support for concurrency and hierarchy is a drawback because the state explosion problem is still present.

FunState. The FunState model consists of a network and a finite state machine [Str01]. The so-called network corresponds

to the data intensive part of the system. The network is composed of storage units, functions, and arcs that relate storage units and functions. Data is represented by valued tokens in the storage units. The activation of functions in the network is controlled by the state machine. In the FunState model, an arbitrary number of components (network and FSM) can be arranged in a hierarchical structure.

Statecharts. Statecharts extends FSMs by allowing hierarchical composition and concurrency [Har87]. A particular state can be composed of substates which means that being in the higherlevel state is interpreted as being in one of the substates. In this way, Statecharts avoids the potential for state explosion by permitting condensed representations. Furthermore, timing is specified by using linear inequalities in the form of time-outs. The problem with Statecharts is that the model falls short when representing data-oriented systems.

3.1.2 DATAFLOW GRAPHS

Dataflow graphs are quite popular in modeling data-dominated systems. Computationally intensive systems might be conveniently represented by a directed graph where the nodes describe computations and the arcs represent the order in which the computations are performed. The computations are executed only when the required operands are available and the operations behave as functions without side effects. However, the conventional dataflow graph model is inadequate for representing the control unit of systems.

Dataflow Process Networks. This model is mainly used in signal processing systems [Lee95]. Programs are specified by directed graphs where nodes (actors) represent computations and arcs (streams) represent sequences of data. Processing is done in series of iterated firings in which an actor transforms input data into output ones. Dataflow actors have firing rules to determine when they must be enabled and then execute a spe-

cific operation. The model also allows hierarchical representations of the graphs. A special case of dataflow process networks is Synchronous Data Flow (SDF) where the actors consume and produce a fixed number of data tokens in each firing because of their static rules.

Conditional Process Graph. A Conditional Process Graph (CPG) is a directed, acyclic, and polar graph, consisting of nodes, and simple and conditional edges [Ele98]. Each node represents a process which can be assigned to one of the processing elements. The graph has two special nodes (source and sink) used to represent the first and last tasks. The model allows each process to be characterized by an execution time and a guard which is the condition necessary to activate the tasks of that process. In this way, it is possible to capture control information in a dataflow graph.

3.1.3 COMMUNICATING PROCESSES

Several models have been derived from Hoare's Communicating Sequential Processes (CSP) [Hoa85]. In CSP, systems are composed of processes that communicate with each other through unidirectional channels using a synchronizing protocol.

SOLAR. SOLAR is based on CSP, where each process corresponds to an extended FSM, similar to Statecharts, and communication is performed by dedicated units [Jer95]. Thus communication is separated from the rest of the design so that it can be optimized and reused. By focusing on efficient implementation and refinement of the communication units, SOLAR is best suited for communication-driven design processes. SOLAR is the underlying model of the COSMOS design environment [Ism94].

Interacting Processes. This model consists of independent interacting sequential processes derived from CSP [Tho93]. The communication is performed through channels but, unlike CSP,

there exist additional primitives that permit unbuffered transfer and synchronization without data.

3.1.4 DISCRETE-EVENT

A Discrete-Event (DE) system can be defined as a discrete-state event-driven system. In other words, its state evolution depends entirely on the occurrence of asynchronous discrete events over time [Cas93]. An event is an instantaneous action that causes transitions from one discrete state to another. The interaction between computational tasks is accomplished by signals. In the discrete-event model, a signal is a set of atomic events that occur in some instant of physical time. Thus, each event has a value and is marked with a time stamp. The events are sorted by time label and they are analyzed in chronological order. Since time is an essential part of a discrete-event model, it could be used to represent real-time embedded systems. However, the principal disadvantage of discrete-event modeling is its cost: it is computationally expensive because it is necessary to globally sort all the events according to their time of occurrence.

3.1.5 PETRI NETS

Modeling of systems using Petri Nets (PN) has been applied widely in many fields of science [Pet81], [Mur89]. The mathematical formalism developed over the years, which defines its structure and firing rules, has made Petri nets a well-understood and powerful model. A large body of theoretical results and practical tools have been developed around Petri nets. Several drawbacks, however, have been pointed out, especially when it comes to modeling embedded systems: a) Petri nets tend to become large even for relatively small systems. The lack of hierarchical composition makes it difficult to specify and understand complex systems using the conventional model; b) The classical PN model lacks the notion of time. However in many embedded applications time is a critical factor; c) Uninterpreted

Petri nets lack expressiveness for formulating computations as long as tokens are considered as "black dots". Several formalisms have been proposed in different contexts in order to overcome the problems cited above [Dit95], [Mer76], [Jen91].

Colored Petri Nets. In Colored Petri Nets (CPN), tokens may have "colors", that is, data attached to them [Jen92]. The arcs between transitions/places have expressions that describe the behavior of the net. Thus transitions describe actions and tokens carry values. The CPN model permits hierarchical constructions and a strong mathematical theory has been built up around it. The problem of CPN is that timing is not explicitly defined in the model. It is possible to treat time as any other value attached to tokens but, since there is no semantics given for the order of firing along the time horizon, timing inconsistencies can happen.

PURE. Petri net based Unified REpresentation (PURE) is a model with data and control notation [Sto95]. It consists of two different, but closely related, parts: a control unit and a computational/data part. Timed Petri nets with restricted transition rules are used to represent the control flow. Hardware and software operations are represented by datapaths and instruction dependence graphs respectively. Hierarchy is not supported by this model.

DTPN. Dual Transitions Petri Nets (DTPN) is a model where control and data flow are tightly linked [Var01a]. There are two types of transitions (control and data transitions) as well as two types of arcs (control and data flow arcs). Tokens may have values which are affected by the firing of data transitions. Control transitions may have guards that depend on token values so that guards constitute the link between the control and data domains. The disadvantage of DTPN is that it lacks an explicit notion of time. Nor does it support hierarchical constructions.

Several other models extending Petri nets have been used in the design of embedded systems [Mac99], [Sgr99], [Ess98], [Ben92].

3.2 Formal Verification

Though formal methods are not commonplace in embedded systems design, several verification approaches have been proposed recently. Some of them are presented in this section. We focus on the more automatic approaches like model checking since these are closely related to our work. However, it is worth mentioning that theorem proving [Fit96], [Gal87] is a well-established approach in the area of formal methods, though not extensively used for the particular case of embedded systems.

Language Containment based on CFSMs. In this approach, CFSMs are translated into traditional state automata in order to make use of automata theory techniques [Bal96]. The verification task is to check whether all possible sequences of inputs and outputs of the system satisfy the desired properties (specification). The sequences that meet the requirements constitute the language of another automaton. The problem is then reduced to checking language containment between two automata. Verification requires showing that the language of the system automaton is contained in the language of the specification automaton. The drawback of the approach is that it is not possible to check explicit timing properties, only order of events.

Model Checking based on Timed Automata. Most of the research on continuous-time model checking is based on the timed automata model [Alu99]. Different algorithms have been proposed to verify systems represented as timed automata and tools, e.g. [Upp], [Kro], have successfully been developed and tested on realistic examples. However, timed automata is a fairly low-level representation.

Model Checking based on Hybrid Automata. This approach models the system as a collection of linear hybrid automata

[Hsi99]. Arguing different times scales for the hardware and software parts of the system, clocks with different rates are used to keep track of the time. While the linear hybrid automata model is more expressive than timed automata, the problem of model checking of hybrid automata is harder than the one based on timed automata. The approach deals with timing properties although the method is only feasible for low complexity systems.

Model Checking based on FunState. Properties of a Fun-State model can be formally verified by using model checking [Str01]. The proposed verification strategy is based on an auxiliary representation, very much alike a FSM, into which the Fun-State model is transformed. The set of required properties are expressed as Computation Tree Logic (CTL) formulas. However, no quantitative timing behavior can be reasoned based on CTL.

Model Checking based on DTPN. This approach uses DTPN as underlying model of computation [Var01b]. The DTPN model is transformed in a Kripke structure and then BDD-based symbolic model checking is used to determine the truth of Linear Temporal Logic (LTL) and CTL formulas. Since there is no explicit notion of time in DTPN, timing requirements can not be verified.

3.3 Our Approach

In this section we highlight several points that make our approach different in relation to work reported in the literature.

3.3.1 MODELING

The following are aspects of our work that differ from other modeling formalisms in the area:

- Our model includes an explicit notion of time.
- Our model supports hierarchical composition.
- We can capture both data and control aspects of the system.

Several models address separately the points mentioned above. They key difference is that our modeling formalism combines such aspects.

3.3.2 FORMAL VERIFICATION

Aspects of our approach that differ from the related work presented in Section 3.2 are:

- We deal with quantitative timing properties in our verification approach.
- The underlying model of computation allows representations at different levels of granularity so that formal verification is possible at several abstraction levels.

Chapter 4 The Design Representation

IN ORDER TO DEVISE EMBEDDED SYSTEMS the design process must be based upon a sound model of computation that captures important features of such systems. The notation we use to model real-time embedded systems is an extension to Petri nets, called PRES+ (Petri Net based Representation for Embedded Systems). This chapter presents the formal definition of PRES+.

4.1 Basic Definitions

Definition 4.1. A *PRES+* model is a five-tuple $N=(P, T, I, O, M_0)$ where

 $P = \{p_1, p_2, ..., p_m\}$ is a finite non-empty set of *places*;

 $T = \{t_1, t_2, ..., t_n\}$ is a finite non-empty set of *transitions*;

 $I \subseteq P \times T$ is a finite non-empty set of *input arcs* which define the flow relation between places and transitions;

 $O \subseteq T \times P$ is a finite non-empty set of *output arcs* which define the flow relation between transitions and places;

 M_0 is the initial *marking* of the net (see Definition 4.4).

We use the example of Figure 4.1 in order to illustrate the definitions of the model presented in this chapter. Like in classical Petri nets, places are graphically represented by circles, transitions by boxes, and arcs by arrows. For this example, $P=\{p_a, p_b, p_c, p_d, p_e\}$ and $T=\{t_1, t_2, t_3, t_4, t_5\}$.



Figure 4.1: A PRES+ model

Definition 4.2. A *token* is a pair $k = \langle v, r \rangle$ where

v is the *token value*. The type of this value is referred to as *token type*;

r is the *token time*, a non-negative real number representing the time stamp of the token.

The set *K* denotes the set of all possible token types for a given system. \blacksquare

A token value may be of any type, e.g. boolean, integer, etc., or user-defined type of any complexity (for instance a structure, a set, or a record). A token type is defined by the set of possible values that the token may take. Thus *K* is a set of sets.

For the initial marking of the net shown in Figure 4.1, for instance, in place p_a there is a token k_a with token value $v_a=3$ and token time $r_a=0$.

Definition 4.3. The *type function* $\tau : P \to K$ associates every place $p \in P$ with a token type. $\tau(p)$ denotes the set of possible

values that tokens may bear in p. The set of possible tokens in a place p is given by $E_p = \{ \langle v, r \rangle | v \in \tau(p) \land r \in \mathbb{R}^+_0 \}$. $E = \bigcup_{p \in P} E_p$ denotes the set of all tokens.

It is worth pointing out that the token type related to a certain place is fixed, that is, it is an intrinsic property of that place and will not change during the dynamic behavior of the net. For the example given in Figure 4.1, $\tau(p)=\mathbb{Z}$ for all $p \in P$, i.e. all places have token type *integer*. Thus the set of all possible tokens in the system is $E = \{ \langle v, r \rangle | v \in \mathbb{Z} \land r \in \mathbb{R}_0^+ \}$.

Definition 4.4. A *marking* M is an assignment of tokens to places of the net. The marking of a place $p \in P$, denoted M(p), can be represented as a multi-set¹ over E_p . For a particular marking M, a place p is said to be *marked* iff $M(p) \neq \emptyset$.

The initial marking M_0 in the net of Figure 4.1 shows p_a and p_b as the only places initially marked: $M_0(p_a) = \{\langle 3, 0 \rangle\}$ and $M_0(p_b) = \{\langle 1, 0 \rangle\}$, whereas $M_0(p_c) = M_0(p_d) = M_0(p_e) = \emptyset$.

Definition 4.5. The *pre-set* $\circ t = \{p \in P | (p, t) \in I\}$ of a transition $t \in T$ is the set of *input places* of *t*. Similarly, the *post-set* $t^{\circ} = \{p \in P | (t, p) \in O\}$ of a transition $t \in T$ is the set of *output places* of *t*. The *pre-set* $\circ p$ and the *post-set* p° of a place $p \in P$ are given by $\circ p = \{t \in T | (t, p) \in O\}$ and $p^{\circ} = \{t \in T | (p, t) \in I\}$ respectively.

Definition 4.6. All output places of a given transition have the same token type, that is, $p, q \in t^{\circ} \Rightarrow \tau(p) = \tau(q)$

This definition is motivated by the fact that there is one transition function associated to a transition (as formally stated in Definition 4.7), so that when it fires all its output places get tokens with the same value and therefore such places must have the very same token type.

^{1.} A *multi-set* or *bag* is a collection of elements over some domain in which, unlike a set, multiple occurrences of the same element are allowed. For example, $\{a, b, b, b\}$ is a multi-set over $\{a, b, c\}$.

4.2 Description of Functionality

Definition 4.7. For every transition $t \in T$, there exists a *transition function* f associated to t. Formally, for all $t \in T$ there exists $f : \tau(p_1) \times \tau(p_2) \times \ldots \times \tau(p_a) \rightarrow \tau(q)$ where ${}^{\circ}t = \{p_1, p_2, \ldots, p_a\}$ and $q \in t^{\circ}$.

Transition functions are very important when describing the functionality of the system to be modeled. They allow systems to be modeled at different levels of granularity with transitions representing simple arithmetic operations or complex algorithms. In Figure 4.1 we inscribe transition functions inside transition boxes: the transition function associated to t_1 , for example, is given by $f_1(a, b)=a+b$. We use inscriptions on the input arcs of a transition in order to denote the arguments of its transition function.

Definition 4.8. For every transition $t \in T$, there exist a *minimum transition delay* d^- and a *maximum transition delay* d^+ , which are non-negative real numbers and represent, respectively, the lower and upper limits for the execution time (delay) of the function associated to the transition. Formally, for all $t \in T$ there exist d^- , $d^+ \in \mathbb{R}^+_0$ such that $d^- \leq d^+$.

Referring again to Figure 4.1, the minimum transition delay of t_2 is $d_2^-=1$, and its maximum transition delay is $d_2^+=1.7$ time units. Note that when $d^-=d^+=d$, we just inscribe the value d close to the respective transition, like in the case of the transition delay $d_5=2$.

Definition 4.9. A transition $t \in T$ may have a guard G associated to it. The guard of a transition t is a predicate $G : \tau(p_1) \times \tau(p_2) \times \ldots \times \tau(p_a) \rightarrow \{0, 1\}$ where ${}^{\circ}t = \{p_1, p_2, \ldots, p_a\}$.

Note that the guard of a transition t is a function of the token values in places of its pre-set $\circ t$. For instance, in Figure 4.1, d < 0 represents the guard G_4 .
4.3 Dynamic Behavior

Definition 4.10. A transition $t \in T$ is *bound*, for a given marking M, iff all its input places are marked. A *binding* b of a bound transition t, with pre-set ${}^{\circ}t = \{p_1, p_2, ..., p_a\}$, is an ordered tuple of tokens $b = (k_1, k_2, ..., k_a)$ where $k_i \in M(p_i)$ for all $p_i \in {}^{\circ}t$.

Observe that, for a particular marking M, a transition may have different bindings. This is the case when there are several tokens in at least one of the input places of the transition. The existence of a binding is a necessary condition for the enabling of a transition. For the initial marking of the net shown in Figure 4.1, t_1 has a binding $b=(\langle 3, 0 \rangle, \langle 1, 0 \rangle)$. Since t_1 has no guard, it is enabled for the initial marking (as formally stated in Definition 4.11).

We introduce the following notation which will be useful for the coming definitions. Given the binding $b=(k_1, k_2, ..., k_a)$, the token value of the token k_i is denoted v_i , and the token time of k_i is denoted r_i .

Definition 4.11. A bound transition $t \in T$ with guard *G* is *enabled*, for a binding $b=(k_1, k_2, ..., k_a)$, iff $G(v_1, v_2, ..., v_a)=1$. A transition $t \in T$ with no guard is *enabled* if *t* is bound.

Definition 4.12. The *enabling time et* of an enabled transition $t \in T$, for a binding $b=(k_1, k_2, ..., k_a)$, is the time instant at which *t* becomes enabled. *et* is given by the maximum token time of the tokens in the binding *b*, that is, $et=max(r_1, r_2, ..., r_a)$.

Definition 4.13. The *earliest trigger time* $tt^{-}=et + d^{-}$ and the *lat*est trigger time $tt^{+}=et + d^{+}$ of an enabled transition $t \in T$, for a binding $b=(k_1, k_2, ..., k_a)$, are the lower and upper time limits for the firing of t. An enabled transition $t \in T$ may not fire before its earliest trigger time tt^{-} and must fire before or at its latest trigger time tt^{+} , unless t becomes disabled by the firing of another transition.

Definition 4.14. The *firing* of an enabled transition $t \in T$, for a binding $b=(k_1, k_2, ..., k_a)$, changes a marking M into a new marking M^+ . As a result of firing the transition t, the following occurs:

(i) Tokens from its pre-set $\circ t$ are removed, that is, $M^+(p_i)=M(p_i)-\{k_i\}$ for all $p_i \in \circ t$;

(ii) One new token $k = \langle v, r \rangle$ is added to each place of its post-set t° , that is, $M^{+}(p) = M(p) + \{k\}^{2}$ for all $p \in t^{\circ}$. The token value of k is calculated by evaluating the transition function f with token values of tokens in the binding b as arguments, that is, $v = f(v_1, v_2, ..., v_a)$. The token time of k is the instant at which the transition t fires, that is, $r = tt^*$ where $tt^* \in [tt^-, tt^+]$;

(iii) The marking of places different from input and output places of *t* remain unchanged, that is, $M^+(p)=M(p)$ for all $p \in P - {}^{\circ}t - t^{\circ}$.

The execution time of the function associated to a transition is considered in the time stamp of the new tokens. Note that, when a transition fires, all the tokens in its output places get the same token value and token time. The token time of a token represents the instant at which it was "created". If there is a situation in which there are several tokens with the same time stamp in an input place of a transition, the token to be removed when the transition fires is selected arbitrarily.

In Figure 4.1, transition t_1 is the only one initially enabled (binding ($\langle 3, 0 \rangle, \langle 1, 0 \rangle$)) so that its enabling time is 0. Therefore, t_1 may not fire before 1 time units and must fire before or at 2 time units. Let us assume that t_1 fires at 1 time units: tokens $\langle 3, 0 \rangle$ and $\langle 1, 0 \rangle$ are removed from p_a and p_b respectively, and a new token $\langle 4, 1 \rangle$ is added to both p_c and p_d . At this moment, only t_2 and t_3 are enabled (t_4 is bound but not enabled because its guard is not satisfied for the binding ($\langle 4, 1 \rangle$). Note that tran-

^{2.} Observe that the multi-set sum + is different from the multi-set union \cup . For instance, given $A = \{a, c, c\}$ and $B = \{c\}$, $A + B = \{a, c, c, c\}$ while $A \cup B = \{a, c, c\}$. An example of multi-set difference – is $A - B = \{a, c\}$.

sition t_2 has to fire strictly before t_3 : according to the firing rules, t_2 must fire no earlier than 2 and no later than 2.7 time units, while t_3 is restricted to fire in the interval [3, 5]. Figure 4.2 illustrates a possible behavior of the PRES+ model.

4.4 Summary

To sum up, when used to model embedded systems, PRES+ has several interesting features to be highlighted, some of them inherited from the classical Petri net model:

- PRES+ allows representations at different levels of granularity.
- Since tokens carry information in our model, PRES+ overcomes the lack of expressiveness of classical Petri nets, where tokens are considered as "black dots".
- Time is a critical factor in many embedded applications. Our model captures timing aspects by associating lower and upper limits to the duration of activities related to transitions and keeping time information in token stamps.
- Non-determinism may be naturally represented by PRES+. Non-determinism can be used as a powerful mechanism to express succinctly the behavior of certain systems and thus reduce the complexity of the model.
- Sequential as well as concurrent activities may be easily expressed in terms of Petri nets. Recall that concurrency is present in most embedded systems.
- Both control and data information might be captured by a unified design representation.
- PRES+ has been also extended by introducing the concept of hierarchy (see Chapter 5).
- Furthermore, the model is simple, intuitive, and can be easily handled by the designer.

We have developed a software tool, called SimPRES, that allows PRES+ models to be simulated. It has a graphical inter-





face that lets the designer construct, modify, and simulate systems represented in PRES+. A screen shot of the SimPRES tool is shown in Figure 4.3. Such a tool is of great help for the designer because it allows visualizing the model of the system under design and running it, so that an animation of the dynamic behavior of the net is possible. SimPRES supports full graphical editing of the system model and provides methods to store/recover the net in/from a file.



Figure 4.3: SimPRES: a simulator for PRES+ models

Chapter 5 Notions of Equivalence and Hierarchy for PRES+

SEVERAL NOTIONS OF EQUIVALENCE for embedded systems represented in PRES+ are defined in this chapter. Such notions constitute the foundations of a framework to compare PRES+ models.

In this chapter we also extend PRES+ by introducing the concept of hierarchy. Hierarchy is a convenient way to structure the system so modeling can be done in a comprehensible form. Without hierarchical composition it is difficult to specify and understand large systems.

5.1 Notions of Equivalence

The synthesis process requires a number of refinement steps starting from the initial system model until a more detailed representation is achieved. Such steps correspond to transformations in the system model so that design decisions are included in the representation.

The validity of a transformation depends on the concept of

equivalence in which it is contrived. When we claim that two systems are equivalent, it is very important to understand the meaning of equivalence. Two equivalent systems are not necessarily the same but have properties that are common to both of them. Thus a clear notion of equivalence allows comparing systems and pointing out the properties in terms of which the systems are equivalent.

The following three definitions introduce basic concepts to be used when defining the four notions of equivalence for systems modeled in PRES+.

Definition 5.1. A marking M^+ is *immediately reachable* from M if there exists a transition $t \in T$ whose firing changes M into M^+ .

Definition 5.2. The *reachability set* R(N) of a net N is the set of all markings reachable from M_0 and is defined by:

(i) $M_0 \in R(N)$;

(ii) If $M \in R(N)$ and M^+ is immediately reachable from M, then $M^+ \in R(N)$.

Definition 5.3. A place $p \in P$ is said to be an *in-port* iff $(t, p) \notin O$ for all $t \in T$, that is, there is no transition t for which p is output place. Similarly, a place $p \in P$ is said to be an *outport* iff $(p, t) \notin I$ for all $t \in T$, that is, there is no transition t for which p is input place.

The set of in-ports is denoted *inP* while the set of out-ports is denoted *outP*.

Before formally presenting the notions of equivalence, we first give an intuitive idea of them. Such notions rely on the concepts of in-ports and out-ports: the initial condition to establish an equivalence relation between two nets N_1 and N_2 is that both have the same number of in-ports as well as out-ports. In this way, it is possible to define a one-to-one correspondence between in-ports and out-ports of the nets. Thus we can assume the same initial marking in corresponding in-ports and then check the tokens obtained in the out-ports after some transition firings in the nets. It is like an external observer putting in the same data in both nets and obtaining output information. If such an external observer can not distinguish between N_1 and N_2 , based on the output data he gets, then N_1 and N_2 are "equivalent". As defined later, such a concept is called *total-equivalence*. We also define weaker concepts of equivalence in which the external observer may actually distinguish between N_1 and N_2 , but still there is some commonality in the data obtained in corresponding out-ports, namely number of tokens, token values, or token times.

We introduce the following notation to be used in the coming definitions: for a given marking M, m(p) denotes the number of tokens in place p, i.e. m(p)=|M(p)|.

Definition 5.4. Two nets N_1 and N_2 are *cardinality-equivalent* or *N-equivalent* iff:

(i) There exist such bijections $f_{in}: inP_1 \rightarrow inP_2$ and $f_{out}: outP_1 \rightarrow outP_2$ that define one-to-one correspondences between in(out)-ports of N_1 and N_2 ;

(ii) The initial markings $M_{1,0}$ and $M_{2,0}$ satisfy $M_{1,0}(p)=M_{2,0}(f_{in}(p)) \neq \emptyset$ for all $p \in inP_1$, $M_{1,0}(q)=M_{2,0}(f_{out}(q))=\emptyset$ for all $q \in outP_1$; (iii) For every $M_1 \in R(N_1)$ such that $m_1(p)=0$ for all $p \in inP_1$, $m_1(s)=m_{1,0}(s)$ for all $s \in P_1 - inP_1 - outP_1$ there exists $M_2 \in R(N_2)$ such that $m_2(p)=0$ for all $p \in inP_2$, $m_2(s)=m_{2,0}(s)$ for all $s \in P_2 - inP_2 - outP_2$, $m_2(f_{out}(q))=m_1(q)$ for all $q \in outP_1$ and vice versa.

The above definition expresses that if the same tokens are put in corresponding places of two N-equivalent nets, then the same number of tokens will be obtained in corresponding out-ports. Let us consider the nets N_1 and N_2 shown in Figures 5.1(a) and

5.1(b) respectively, in which we have abstracted away information not relevant for the current discussion like transition delays and token values. For such nets $inP_1 = \{p_a, p_b\}$, $outP_1 = \{p_e, p_f\}$, p_g , $inP_2 = \{p_{aa}, p_{bb}\}$, $outP_2 = \{p_{ee}, p_{ff}, p_{gg}\}$, and f_{in} and f_{out} are defined by $f_{in}(p_a) = p_{aa}$, $f_{in}(p_b) = p_{bb}$, $f_{out}(p_e) = p_{ee}$, $f_{out}(p_f) = p_{ff}$, and $f_{out}(p_g) = p_{gg}$. Let us assume that $M_{1,0}$ and $M_{2,0}$ satisfy condition (ii) in Definition 5.4. A simple reachability analysis shows that there exist two cases m_1^i and m_1^{ii} in which the first part of condition (iii) in Definition 5.4. is satisfied: a) $m_1^i(p)=1$ if $p \in \{p_f\}$, and $m_1^i(p)=0$ for all other places; b) $m_1^{ii}(p)=1$ if $p \in \{p_e, p_g\}$, and $m_1^{ii}(p)=0$ for all other places. For each of these cases there exist a marking satisfying the second part of condition (iii) in Definition 5.4, respectively: a) $m_2^1(p)=1$ if $p \in \{p_{ff}, p_{ff}\}$ p_{xx} , and $m_2^i(p)=0$ for all other places; b) $m_2^{ii}(p)=1$ if $p \in \{p_{ee}, p_{ee}\}$ p_{gg}, p_{xx} , and $m_2^{ii}(p)=0$ for all other places. Hence N_1 and N_2 are N-equivalent.



Figure 5.1: N-equivalent nets

Before defining the concepts of *function-equivalence* and *time-equivalence*, let us study the simple nets N_1 and N_2 shown in Figures 5.2(a) and 5.2(b) respectively. It is straightforward to see that N_1 and N_2 fulfill the conditions established in Definition

5.4 and therefore are N-equivalent. However, note that N_1 may produce tokens with different values in its output: when t_1 fires, the token in p_b will be $k_b = \langle 2, r_b^i \rangle$ with $r_b^i \in [1,3]$, but when t_2 fires the token in p_b will be $k_b = \langle 5, r_b^{ii} \rangle$ with $r_b^{ii} \in [2,3]$. The reason for this behavior is the non-determinism of N_1 . On the other hand, when the only out-port of N_2 is marked, the corresponding token value will always be $v_b = 2$.



Figure 5.2: N-equivalent nets with different behavior

As shown in the example of Figure 5.2, even if two nets are Nequivalent the tokens in their outputs may be different, although their initial marking is identical. For instance, there is no marking $M_2 \in R(N_2)$ in which the out-port has a token with value $v_b=5$, whereas it does exist a marking $M_1 \in R(N_1)$ in which the out-port is marked and $v_b=5$. Thus the external observer could distinguish between N_1 and N_2 because of different token values—moreover different token times—in their outports when marked.

Definition 5.5. Two nets N_1 and N_2 are *function-equivalent* or *F-equivalent* iff:

(i) N_1 and N_2 are N-equivalent;

(ii) Let M_1 and M_2 be markings satisfying condition (iii) in Definition 5.4. For every $\langle v_1, r_1 \rangle \in M_1(q)$, where $q \in outP_1$, there exists $\langle v_2, r_2 \rangle \in M_2(f_{out}(q))$ such that $v_1 = v_2$, and vice versa.

Definition 5.6. Two nets N_1 and N_2 are *time-equivalent* or *T*-

equivalent iff:

(i) N_1 and N_2 are N-equivalent;

(ii) Let M_1 and M_2 be markings satisfying condition (iii) in Definition 5.4. For every $\langle v_1, r_1 \rangle \in M_1(q)$, where $q \in outP_1$, there exists $\langle v_2, r_2 \rangle \in M_2(f_{out}(q))$ such that $r_1=r_2$, and vice versa.

Two nets are F-equivalent if, besides being N-equivalent, the tokens obtained in corresponding out-ports have the same token value. Similarly, if tokens obtained in corresponding out-ports have the same token time, the nets are T-equivalent.

Definition 5.7. Two nets N_1 and N_2 are *total-equivalent* or *§*-equivalent iff:

(i) N_1 and N_2 are F-equivalent;

(ii) N_1 and N_2 are T-equivalent.

Figure 5.3 shows the relation between the different concepts of equivalence introduced above. The graph captures the dependence between the notions of equivalence. Thus, for instance, Nequivalence is necessary for T-equivalence and also for F-equivalence. Similarly, §-equivalence implies all other equivalences. §-equivalence is the strongest notion of equivalence defined in this work. Note that two §-equivalent nets must not necessarily be identical (see Figure 5.4).



Figure 5.3: Relation between the notions of equivalence



Figure 5.4: §-equivalent nets

5.2 Hierarchical PRES+ Model

Embedded systems require sound models along their design cycle. PRES+ supports systems modeled at different levels of granularity with transitions representing simple arithmetic operations or complex algorithms. However, in order to handle efficiently the modeling of large systems, a mechanism of hierarchical composition is needed so that the model may be constructed in a structured manner, composing simple units fully understandable by the designer. Hierarchy can conveniently be used as a form to handle complexity and also to analyze systems at different abstraction levels.

Hierarchical modeling can be applied along the design process of embedded systems. Sometimes the specification or requirements may not be complete or thoroughly understood. In a topdown approach, a designer may define the interface to each component and then gradually refine those components. On the other hand, a system may be constructed reusing existing elements such as IP blocks in a bottom-up approach. A hierarchical

PRES+ model can be devised bottom-up, top-down, or by mixing both approaches.

A flat representation of a real-life embedded system can be too big and complex to handle and understand. The concept of hierarchy allows systems to be modeled in a structured way. Thus the system may be broken down into a set of comprehensible nets structured in a hierarchy. Each one of these nets may represent a sub-block of the current design. Such a sub-block can be a pre-designed IP component as well as a design alternative corresponding to a subsystem of the system under design.

In this section we formalize the concept of hierarchy for PRES+ models. Some trivial examples are used in order to illustrate the definitions.

Definition 5.8. A transition $t \in T$ is an *in-transition* of $N = (P, T, I, O, M_0)$ iff $\bigcup_{p \in inP} p^\circ = \{t\}$. In a similar manner, a transition $t \in T$ is an *out-transition* of N iff $\bigcup_{p \in outP} {}^\circ p = \{t\}$.

Note that the existence of non-empty sets *inP* and *outP* is a necessary condition for the existence of in- and out-transitions. For the net N_1 shown in Figure 5.5, $inP_1 = \{p_a, p_b\}$, $outP_1 = \{p_d\}$, and t_{in} and t_{out} are in-transition and out-transition respectively.



Figure 5.5: A simple subnet N_1

Definition 5.9. An *abstract PRES+* model is a six-tuple $H=(P, T, \Lambda, I, O, M_0)$ where $P=\{p_1, p_2, ..., p_m\}$ is a finite non-empty set of places; $T=\{t_1, t_2, ..., t_n\}$ is a finite set of transitions; $\Lambda=\{S_1, S_2, ..., S_l\}$ is a finite set of *super-transitions*; $I \subseteq P \times (\Lambda \cup T)$ is a finite set of input arcs; $O \subseteq (\Lambda \cup T) \times P$ is a finite set of output arcs; M_0 is the initial marking.

Observe that a (non-abstract) PRES+ net is a particular case of an abstract PRES+ net with $\Lambda = \emptyset$. Figure 5.6 illustrates an abstract PRES+ net. Super-transitions are represented by thick-line boxes.

Definition 5.10. The *pre-set* $^{\circ}S$ and *post-set* S° of a super-transition $S \in \Lambda$ are given by $^{\circ}S = \{p \in P | (p, S) \in I\}$ and $S^{\circ} = \{p \in P | (S, p) \in O\}$ respectively.

Similar to transitions, the pre(post)-set of a super-transition $S \in \Lambda$ is the set of input(output) places of S.



Figure 5.6: An abstract PRES+ model

Definition 5.11. For every super-transition $S \in \Lambda$ there exists a *high-level function* $g: \tau(p_1) \times \tau(p_2) \times ... \times \tau(p_a) \rightarrow \tau(q)$ associated to S, where ${}^{\circ}S = \{p_1, p_2, ..., p_a\}$ and $q \in S^{\circ}$.

Recall that $\tau(p)$ denotes the *type* associated with the place $p \in P$, i.e. the type of value that a token may bear in that place. Observe the usefulness of high-level functions associated to super-transitions in, for instance, a top-down approach: for a certain component of the system, the designer may define its interface and a high-level description of its functionality through a super-transition, and in a later design phase refine the component. In current design methodologies it is also very common to reuse predefined elements such as IP blocks. In such cases, the internal structure of the component is unknown to the designer and therefore the block is best modeled by a super-transition and its high-level function.

Definition 5.12. For every super-transition $S \in \Lambda$ there exist a *minimum estimated delay* e^{-} and a *maximum estimated delay* e^{+} , where $e^{-} \leq e^{+}$ are non-negative real numbers that represent the estimated lower and upper limits for the execution time of the high-level function associated to S.

Definition 5.13. A super-transition may not be in *conflict* with other transitions or super-transitions, that is:

(i) ${}^{\circ}S_1 \cap {}^{\circ}S_2 = \emptyset$ and $S_1^{\circ} \cap S_2^{\circ} = \emptyset$ for all $S_1, S_2 \in \Lambda$ such that $S_1 \neq S_2$;

(ii) $^{\circ}S \cap ^{\circ}t = \emptyset$ and $S^{\circ} \cap t^{\circ} = \emptyset$ for all $S \in \Lambda$, $t \in T$.

In other words, a super-transition may not "share" input places with other transitions/super-transitions, nor output places. In what follows, the input and output places of a supertransition will be called *surrounding* places.

Definition 5.14. A super-transition $S_i \in \Lambda$ together with its surrounding places in the net $H=(P, T, \Lambda, I, O, M_0)$ is a *semi-abstraction* of the subnet $N_i=(P_i, T_i, \Lambda_i, I_i, O_i, M_{i,0})$ (or conversely, N_i is a *semi-refinement* of S_i and its surrounding

places) iff:

(i) There exists a unique in-transition $t_{in} \in T_i$;

(ii) There exists a unique out-transition $t_{out} \in T_i$;

(iii) There exists a bijection h_{in} : ${}^{\circ}S_i \rightarrow inP_i$ that maps the input places of S_i onto the in-ports of N_i ;

(iv) There exists a bijection h_{out} : $S_i^o \rightarrow outP_i$ that maps the output places of S_i onto the out-ports of N_i ;

(v) $M_0(p) = M_{i,0}(h_{in}(p))$ and $\tau(p) = \tau(h_{in}(p))$ for all $p \in {}^\circ S_i$;

(vi) $M_0(p) = M_{i,0}(h_{out}(p))$ and $\tau(p) = \tau(h_{out}(p))$ for all $p \in S_i^o$;

(vii) *t* is disabled in the initial marking $M_{i,0}$ for all $t \in (T_i - t_{in})$.

A subnet may, in turn, contain super-transitions. It is straightforward to prove that the net N_1 of Figure 5.5 is indeed a semi-refinement of S_1 in the net of Figure 5.6.

If a net N_i is the semi-refinement of some super-transition S_i , it is possible to *characterize* N_i in terms of both function and time by putting tokens in its in-ports and then observing the value and time stamp of tokens in its out-ports after a certain firing sequence. If the time stamp of all tokens deposited in the in-ports of N_i is zero, the token time of tokens obtained in the out-ports is called the *execution time* of N_i . For example, the net N_1 shown in Figure 5.5 can be characterized by putting tokens $k_a = \langle v_a, 0 \rangle$ and $k_b = \langle v_b, 0 \rangle$ in its in-ports and observing the token $k_d = \langle v_d, r_d \rangle$ after firing t_{in} and t_{out} . Thus the execution time of N_1 is equal to the token time r_d , bounded in this case by $d_{in}^- + d_{out}^- \leq r_d \leq d_{in}^+ + d_{out}^+$. Note the token value v_d is given by $v_d = f_{out}(f_{in}(v_a, v_b))$, where f_{in} and f_{out} are the transition functions of t_{in} and t_{out} respectively.

The definition of semi-abstraction/refinement is just "syntactic sugar" that allows a complex design to be constructed in a structured way by composing simpler entities. We have not defined, so far, a semantic relation between the functionality of super-transitions and their refinements. Below we define the concepts of *strong* and *weak refinement* of a super-transition.

Definition 5.15. A subnet $N_i = (P_i, T_i, \Lambda_i, I_i, O_i, M_{i,0})$ is a strong

refinement of the super-transition $S_i \in \Lambda$ together with its surrounding places in the net $H=(P, T, \Lambda, I, O, M_0)$ (or S_i and its surrounding places is a *strong abstraction* of N_i) iff:

(i) N_i is a semi-refinement of S_i ;

(ii) N_i "implements" S_i , that is, N_i is *function-equivalent* to S_i and its surrounding places;

(iii) The minimum estimated delay e_i^{-} of S_i is equal to the lower bound of the execution time of N_i ;

(iv) The maximum estimated delay e_i^+ of S_i is equal to the upper bound of the execution time of N_i .

The subnet N_1 shown in Figure 5.5 is a semi-refinement of S_1 in the net of Figure 5.6. N_1 is a strong refinement of the supertransition S_1 if, in addition: (a) $g_1 = f_{out} \circ f_{in}$; (b) $e_i = d_{in} + d_{out}$; (c) $e_i^+ = d_{in}^+ + d_{out}^+$ (Definitions 5.15(ii), 5.15(iii), and 5.15(iv) respectively).

Observe that the concept of strong refinement requires the super-transition and its strong refinement to have the very same time limits. Such a concept could have limited practical use, from the point of view of a design environment, since the highlevel description and the implementation perform the same function but typically have different timings and therefore their bounds for the execution time do not coincide. Nonetheless, the notion of strong refinement can be very useful for abstraction purposes. We relax the requirement of exact correspondence of lower and upper bounds on time; this yields to a weaker notion of refinement.

Definition 5.16. A subnet $N_i = (P_i, T_i, \Lambda_i, I_i, O_i, M_{i,0})$ is a *weak refinement* of the super-transition $S_i \in \Lambda$ together with its surrounding places in the net $H = (P, T, \Lambda, I, O, M_0)$ (or S_i and its surrounding places is a *weak abstraction* of N_i) iff:

(i) N_i is a semi-refinement of S_i ;

(ii) N_i "implements" S_i , that is, N_i is *function-equivalent* to S_i and its surrounding places;

(iii) The minimum estimated delay e_i of S_i is less than or equal

to the lower bound of the execution time of N_i ;

(iv) The maximum estimated delay e_i^+ of S_i is greater than or equal to the upper bound of the execution time of N_i .

In the sequel whenever we refer to *refinement* it will mean *weak refinement*.

Given a hierarchical PRES+ net $H=(P, T, \Lambda, I, O, M_0)$ and refinements of its super-transitions, it is possible to construct an equivalent non-hierarchical net. For the sake of clarity, in the following discussion we will consider nets with a single supertransition, nonetheless these concepts can be easily extended to the general case.

Definition 5.17. Let us consider the net $H=(P, T, \Lambda, I, O, M_0)$ where $\Lambda=\{S_1\}$, and let the subnet $N_1=(P_1, T_1, \Lambda_1, I_1, O_1, M_{1,0})$ be a refinement of S_1 and its surrounding places. Let t_{in} , $t_{out} \in T_1$ be unique in-transition and out-transition respectively. Let inP_1 and $outP_1$ be respectively the sets of in-ports and outports of N_1 . The equivalent net $H'=(P', T', \Lambda', I', O', M_0')$, one *level lower*, is defined as follows:

(i) $\Lambda' = \Lambda_1$; (ii) $P' = P \cup (P_1 - inP_1 - outP_1)$; (iii) $T' = T \cup T_1$; (iv) $(p, S) \in I'$ if $(p, S) \in I_1$; $(p, t) \in I'$ if $(p, t) \in I$, or $(p, t) \in I_1$ and $p \notin inP_1$; $(p, t_{in}) \in I'$ if $(p, S_1) \in I$; (v) $(S, p) \in O'$ if $(S, p) \in O_1$; $(t, p) \in O'$ if $(t, p) \in O$, or $(t, p) \in O_1$ and $p \notin outP_1$; $(t_{out}, p) \in O'$ if $(S_1, p) \in O$; (vi) $M_0'(p) = M_0(p)$ for all $p \in P$; $M_0'(p) = M_{1,0}(p)$ for all $p \in P_1 - inP_1 - outP_1$.

We can make use of Definition 5.17 in order to flatten a hierarchical PRES+ model. Given the net of Figure 5.6 and being N_1 (Figure 5.5) a refinement of S_1 , we can construct the equivalent non-hierarchical net as illustrated in Figure 5.7.



Figure 5.7: A non-hierarchical PRES+ model

5.2.1 Hierarchical Modeling of a GMDF α

In this section we model a GMDF α (Generalized Multi-Delay frequency-domain Filter) [Fre97] using PRES+. GMDF α has been used in acoustic echo cancellation for improving the quality of hand-free phone and teleconference applications. The GMDF α algorithm is a frequency-domain block adaptive algorithm: a block of input data is processed at one time, producing a block of output data. The impulse response of length *L* is segmented into *K* smaller blocks of size *N* (*K*=*L*/*N*), thus leading to better performance. *R* new samples are processed at each iteration and the filter is adapted α times per block (*R*=*N*/ α).

The filter inputs are the signal *X* and its echo *E*, and the output is the reduced or cancelled echo *E*'. In Figure 5.8 we show the hierarchical PRES+ model of a GMDF α . The transition t_1 transforms the input signal *X* into the frequency domain by a

NOTIONS OF EQUIVALENCE AND HIERARCHY FOR PRES+



Figure 5.8: GMDFa modeled using PRES+

FFT (Fast Fourier Transform). t_2 corresponds to the normalization block. In each one of the basic cells $S_{3,i}$ the filter coefficients are updated. Transitions $t_{4,i}$ serve as delay blocks. t_5 computes the estimated echo in the frequency domain by a convolution product and then it is converted into the time domain by t_6 . The difference between the estimated echo and the actual one (signal E) is calculated by t_7 and output as E'. Such a cancelled echo is also transformed into the frequency domain by t_8 to be used in the next iteration when updating the filter coefficients. In Figure 5.8 we also model the environment with which the GMDF α interacts: t_e models the echoing of signal X, t_s and t_r represent, respectively, the sending of the signal and the reception of the cancelled echo, and t_d is the entity that emits X.

The refinement of the basic cells $S_{3,i}$ is shown in Figure 5.8(b) where the filter coefficients are computed and thus the filter is adapted by using FFT⁻¹ and FFT operations. Transition delays in Figure 5.8 are given in milliseconds.

This example shows how hierarchy allows systems be structured in an understandable way. It is worth noticing that instances of the same subnet (Figure 5.8(b)) are used as refinements of the different cells $S_{3,i}$. Thus, in cases like this one, the regularity of the system can be exploited in order to obtain a more succinct model.

Later, in Section 7.2, we show how the verification of this filter is performed and the advantages of modeling it in this way.

Chapter 6 Formal Verification of Embedded Systems

AS THE COMPLEXITY of electronic systems increases, the likelihood of subtle errors becomes much greater. A way to cope, to a certain extent, with the issue of correctness is the use of mathematically-based techniques, known as *formal methods*.

Correctness plays a key role in embedded systems. For the levels of complexity typical to modern electronic systems, traditional validation techniques like simulation and testing are not enough to verify the correctness of such systems. First, these methods may cover just a small fraction of the system behavior. Second, bugs found late in prototyping phases have a negative impact on time-to-market. Third, as more applications become dependent on computer systems, a failure may lead to catastrophic situations, e.g. in safety-critical systems like transportation, defense, and medical applications.

In this chapter we introduce our approach to formal verification of real-time embedded systems represented in PRES+. First, we present some preliminaries in order to make clearer the presentation of our ideas. Then, we explain our technique and propose a translation procedure from PRES+ into the input formalism of existing verification tools. Finally, we illustrate our approach through the verification of a realistic system.

6.1 Preliminaries

The purpose of this section is to present preliminary concepts that will be needed for the later discussion.

6.1.1 FORMAL METHODS

The weaknesses of traditional validation techniques have stimulated research towards solutions that attempt to prove a system correct. Formal methods are analytical and mathematical techniques intended to prove formally that the implementation of a system conforms its specification. The two well-established approaches to formal verification are *theorem proving* and *model checking* [Cla96].

In theorem proving [Fit96], the idea is to prove a system correct by using axioms and inference rules, in the same sense that a mathematical theorem is proved correct. Both the system and its desired properties are typically expressed as formulas in some mathematical logic. Then, a proof of a given property must be found from axioms and rules of the system. Since theorem proving requires interaction with the user, it is a relatively slow and error-prone process.

On the other hand, model checking [Cla99] is an automatic approach to formal verification used to determine whether the model of a system satisfies a set of required properties. In principle, a model checker exhaustively searches the state space, which must be finite. Model checking is fully automatic and can produce counterexamples for diagnostic purposes. The main disadvantage of model checking is the state explosion problem. Thus key challenges are the algorithms and data structures that allow handling large search spaces. Formal methods are becoming a practical alternative to ensure the correctness of designs. They might overcome some of the limitations of traditional validation methods. At the same time, formal verification can give a better understanding of the system behavior, help to uncover ambiguities, and reveal new insights of the system. However, formal methods do have limitations and are not the universal solution to achieve correct systems. Formal verification is to complement, rather than replace, simulation and testing methods.

6.1.2 TEMPORAL LOGICS

A temporal logic is a logic augmented with temporal modal operators which allow reasoning about how the truth of assertions changes over time [Ker99]. Temporal logics are usually employed to specify desired properties of systems. There are different forms of temporal logics depending on the underlying model of time. In this section, we focus on CTL (Computation Tree Logic) because it is a representative example of temporal logics and it is one that we use in our verification technique.

Several model checking algorithms have been presented in the literature [Cla99]. Many of them use temporal logics to express the properties of the system. One of the well known algorithms is CTL model checking introduced by Clarke *et. al* [Cla86]. CTL is based on propositional logic of branching time, that is, a logic where time may split into more than one possible future using a discrete model of time. Formulas in CTL are composed of atomic propositions, boolean connectors, and temporal operators. Temporal operators consist of forward-time operators (**G** globally, **F** in the future, **X** next time, and **U** until) preceded by a path quantifier (**A** all computation paths, and **E** some computation path). Figure 6.1 illustrates some of the CTL temporal operators. The computation tree represents an unfolded state graph where the nodes are the possible states that the system may reach. The shaded nodes are those states in which property

p holds. Thus it is possible to express properties that refer to the root node (initial state) using CTL temporal operators. For instance, AF p holds in the initial state if for every possible path, starting from the initial state, there exists at least one state in which p is satisfied, that is, p will eventually happen. The other temporal operators might be interpreted in a similar way.



Figure 6.1: CTL temporal operators

In CTL, time is not mentioned explicitly. Temporal operators only allow describing properties in terms of "next time", "eventually", or "always".

TCTL is a real-time extension of CTL that allows inscribing subscripts on the temporal operators to limit their scope in time.

For instance, $AF_{<n} p$ expresses that, along all computation paths, the property p becomes true within n time units.

6.1.3 TIMED AUTOMATA

A timed automaton is a finite automaton augmented with a finite set of real-valued clocks [Alu99]. Timed automata can be thought as a collection of automata which operate and coordinate with each other through shared variables and synchronization labels. There is a set of real-valued variables, named *clocks*, all of which change along the time with the same constant rate. There might be conditions over clocks that express timing constraints.

An extended Timed Automata model (TA) can be expressed as a tuple $\overrightarrow{M} = (L, L_0, E, \Sigma, \sigma, X, V, \Phi, \upsilon, R, A, I)$, where

L is a finite set of *locations*;

 $L_0 \subseteq L$ is a set of *initial locations*;

 $E \subseteq L \times L$ is a set of *edges*;

 Σ is a finite set of *labels*;

 $\sigma: E \to \Sigma$ is a mapping that labels each edge in *E* with some label in Σ ;

X is a finite set of real-valued *clocks*;

V is a finite set of variables;

 Φ is a mapping that assigns to each edge e=(l, l') a *clock condition* $\Phi(e)$ over *X* that must be satisfied in order to allow the automaton to change its location from *l* to *l*';

 υ is a mapping that assigns to each edge e=(l, l') a *variable condition* $\upsilon(e)$ over *V* that must be satisfied in order to allow the automaton to change its location from *l* to *l*';

 $R: E \rightarrow 2^X$ is a *reset function* that gives the clocks to be reset on each edge;

A is the *activity mapping* that assigns to each edge e a set of *activities* A(e);

I is a mapping that assigns to each location *l* an invariant I(l) which allows the automaton to stay at location *l* as long as its

invariant is satisfied.

For a given TA, an automaton may stay in its current location if its invariant is satisfied, otherwise it is forced to make a transition and change its location. In order to make a change of location through a particular edge, both its clock condition and its variable condition must be satisfied. When a change of location takes place, the set of activities assigned to the edge occur (for instance, assign to a variable the result of evaluating certain expression).



Figure 6.2: A simple timed automata model

Consider the automata given in Figure 6.2. We will use this simple example in order to illustrate the notation presented above. The model consists of two automata where the set of locations and initial locations are $L=\{a_1, a_2, a_3, b_1, b_2, b_3\}$ and $L_0=\{a_1, b_1\}$ respectively. There are seven edges as drawn in Figure 6.2. For the sake of clarity, only labels shared by different edges are shown. Such labels are called *synchronization labels*. In our example, $t \in \Sigma$ is the only synchronization label, so that a transition from location a_2 to location a_3 must be accompanied by a transition from b_1 to b_2 . The set of clocks and variables are $X=\{c_a, c_b\}$ and $V=\{y\}$ respectively. Examples of clock and variable conditions are, respectively, $c_b>4$ and y==2. Thus, for instance, a transition from location b_3 to location b_1 is allowed only if the clock c_b is greater than 4. In Figure 6.2, $c_a:=0$ repre-

sents the reset of clock c_a , thus $R((a_2, a_3)) = \{c_a\}$. The invariant of location a_3 is $c_a \le 3$, that is, the automaton may stay in a_3 only as long as the clock c_a is less than or equal 3.

6.2 Verification of PRES+ Models

There are several types of analysis that can be performed on systems represented in PRES+. The absence or presence of tokens in places of the net may represent the state of the system at a certain moment in the dynamic behavior of the net. Based on this, different properties can be studied. For instance, two places marked simultaneously could represent a dangerous situation that must be avoided. This sort of safety requirement might be formally proved by checking that such dangerous state is never reached. Also, the designer could be interested in proving that the system eventually reaches a certain state, in which the presence of tokens in a particular place represents the completion of a task. This kind of analysis, absence/presence of tokens in places of the net, is termed *reachability analysis*.

The type of analysis described above is useful but says nothing about timing aspects nor does it deal with token values. In many embedded applications, however, time is an essential factor. Moreover, in hard real-time systems, where deadlines should not be missed, it is crucial to reason quantitatively about temporal properties in order to ensure the correctness of the design. Therefore, it is needed not only to check that a certain state will eventually be reached but also to ensure that this will occur within some bound on time. In PRES+, time information is attached to tokens so that we can analyze quantitative timing properties. We may prove that a given place will eventually be marked and that its time stamp will be less than a certain time value that represents a temporal constraint. Such a study is called *time analysis*.

A third type of analysis for systems modeled in PRES+

involves reasoning about values of tokens in marked places. Such kind of study is called *functionality analysis*. In this thesis we restrict ourselves to reachability and time analyses. In other words, we concentrate on the absence/presence of tokens in the places of the net and their time stamps. Note, however, that in some cases reachability and time analyses are influenced by token values. The way we handle such cases for the sake of verification is discussed later in this chapter.

6.2.1 OUR APPROACH TO FORMAL VERIFICATION

Model checking is one of the well-established approaches to formal verification: a number of desired properties (called in this context *specification*) are checked against a given model of the system. The two inputs to the model checking problem are the system model and the properties that such a system must satisfy, usually expressed as temporal logic formulas.

The purpose of our verification approach is to formally reason about real-time embedded systems represented in PRES+. For verification purposes, we restrict ourselves to *safe* PRES+ nets, that is, every place $p \in P$ holds at most one token for every marking M reachable from M_0 . Otherwise, the formal analysis would become more cumbersome. This is a trade-off between expressiveness and analysis power.

Our approach allows determining the truth of formulas expressed in CTL [Cla86] and TCTL (Timed CTL) [Alu90] with respect to a (safe) PRES+ model. In our approach the atomic propositions of CTL/TCTL correspond to the absence/presence of tokens in places in the net. Thus the atomic proposition p holds iff $p \in P$ is marked.

In order to verify the correctness of a real-time embedded system, we propose a systematic procedure to translate PRES+ into timed automata so that it is possible to make use of available model checking tools, such as HyTech [HyT], KRONOS [Kro], and UPPAAL [Upp]. Figure 6.3 illustrates our general approach to formal verification of embedded systems using model checking. The system is described by a PRES+ model and the properties it must satisfy are expressed by CTL/TCTL formulas. The model checker automatically verifies whether the required properties hold in the model of the system. In case the CTL/TCTL formulas are not satisfied, diagnostic information is generated. Given enough resources, the procedure will terminate with a *yes/no* answer. However, due to the huge state space of practical systems, it might be the case that it is not feasible to obtain an answer at all, even though in theory the procedure will always terminate (probably after many years and with enough memory). That case corresponds to the output labeled "???" in Figure 6.3.



Figure 6.3: Model checking

The verification of hierarchical PRES+ models is done by constructing the equivalent non-hierarchical net as stated in Definition 5.17, and then using the translation procedure discussed in the next section. Note that obtaining the non-hierarchical PRES+ model can be done automatically so that the designer is not concerned with flattening the net: he just inputs a hierarchical PRES+ model as well as the properties he is interested in.

6.2.2 TRANSLATING PRES+ INTO TIMED AUTOMATA

In order to use existing model checking tools, we first translate the PRES+ model into timed automata. In the procedure presented in this chapter, the resulting model will consist of one automaton and one clock for each transition in the Petri net. We use the PRES+ model shown in Figure 6.4 in order to illustrate the translation procedure. Figure 6.5 shows the resulting timed automata.



Figure 6.4: PRES+ model to be translated into automata

The translation procedure consists of the following steps.

Step 6.1. Define one clock c_i in X for each transition t_i of the Petri net. Define one variable in V for each place p_x of the Petri net, corresponding to the token value v_x when p_x is marked.

The clock c_i is used to ensure the firing of the transition t_i within its earliest-latest trigger time interval. For the example in Figure 6.4, using the short notation w to denote v_w , $X = \{c_1, c_2, c_3, c_4, c_5\}$, $V = \{a, b, c, d, e, f, g\}$.

Step 6.2. Define the set Σ of labels as the set of transitions in the Petri net. \bullet

Step 6.3. For every transition t_i in the Petri net, define an automaton $\dot{t_i}$ with z+1 locations $s_1, s_2, ..., s_z$, *en*, where z is the number of transitions that, when fired, will deposit a token in some place of the pre-set ${}^{\circ}t_i$. The set of such transitions is defined by $pr(t_i) = \bigcup_{p \in {}^{\circ}t_i} p$. In the case $pr(t_i) = \emptyset$, define an automaton with only two locations s_1 and *en*.

The resulting model consists of five automata. The automaton $\vec{t_3}$, for instance, has three locations.

Step 6.4. Given the automaton $\vec{t_i}$, corresponding to transition t_i :

a) Transition t_i is not in conflict with any transition: Let $z=|pr(t_i)|$. Define z edges (s_1, s_2) , z edges (s_2, s_3) , ..., and z edges (s_z, en) . Then assign, to each group of z edges, synchronization labels corresponding to the transitions in $pr(t_i)$. Define then one edge (en, s_1) with synchronization label t_i ;

b) Transition t_i is in conflict with another transition tc: Let $A=pr(t_i) \cap pr(tc)$, $B=pr(t_i)-pr(tc)$, x=|A|, y=|B|, and $z=|pr(t_i)|$. Split each one of the locations $s_2, ..., s_z$ into $s_{2,a}, ..., s_{z,a}$ and $s_{2,b}, ..., s_{z,b}$. Then define y edges $(s_{2,a}, s_{3,a})$, y edges $(s_{3,a}, s_{4,a})$, ..., y edges $(s_{z,a}, en)$, y edges $(s_1, s_{2,b})$, ..., and y edges $(s_{z-1,b}, s_{z,b})$, each group with synchronization labels corresponding to transitions in B. Define then x edges $(s_1, s_{2,a})$, x edges $(s_{2,b}, s_{3,a})$, ..., and x edges $(s_{z,b}, en)$, each group with synchronization labels corresponding to transitions in B. Define then x edges $(s_1, s_{2,a})$, x edges $(s_{2,a}, s_{1,a})$, ..., and x edges $(s_{z,b}, en)$, each group with synchronization labels corresponding to transitions in A. Define one edge $(s_{2,a}, s_1)$, one edge $(s_{3,a}, s_{2,b})$, ..., and one edge $(en, s_{z,b})$, each with synchronization label tc. Finally, define one edge (en, s_1) with synchronization label t_i .



Figure 6.5: Timed Automata equivalent to the PRES+ model of Figure 6.4

For example, transition t_3 in the model of Figure 6.4 is not in conflict with any transition and, therefore, case a) applies. Since $pr(t_3) = \{t_1, t_2\}$, for the automaton $\vec{t_3}$ there are two edges (s_1, s_2) , and two edges (s_2, en) , with labels t_1 and t_2 as shown in Figure 6.5. The edge (en, s_1) has label t_3 .

On the other hand, t_4 is in conflict with t_5 and case b) applies. Since $pr(t_4)=pr(t_5)=\{t_3\}$ the automaton $\vec{t_4}$ still has two locations as shown in Figure 6.5. If transition t_5 did not exist, the automaton $\vec{t_4}$ would not have the edge (en, s_1) with synchronization label t_5 .

In the following, let f_i be the transition function associated to t_i , $\circ t_i$ the pre-set of t_i , and d_i^- and d_i^+ the minimum and maximum transition delays associated to t_i .

Step 6.5. Given the automaton $\vec{t_i}$, for every edge $e_k = (s_z, en)$ define $R(e_k) = \{c_i\}$. For any other edge e in $\vec{t_i}$ define $R(e) = \emptyset$. Define the invariant of location en as $c_i \le d_i^+$ in order to enforce the firing of t_i before or at its latest trigger time.

This means that in all edges (s_z, en) the clock c_i will be reset. In Figure 6.5, the assignment $c_i:=0$ represents the reset of c_i . The two edges (s_2, en) of automaton $\vec{t_3}$, for example, have $c_3:=0$ inscribed on them. c_3 is used to take into account the time since t_3 becomes enabled and ensure the firing semantics of PRES+.

Step 6.6. Given \tilde{t}_i and its edge $e = (en, s_1)$ with synchronization label t_i , assign to e the clock condition $d_i \le c_i \le d_i^+$. For every $p_j \in t_i^\circ$ assign to such an edge e the activity $v_j := f_i$.

For example, in the case of the automaton $\vec{t_2}$ the condition $1 \le c_2 \le 3$ gives the lower and upper limits for the firing of t_2 , while the activity d:=b-1 expresses that whenever the automaton $\vec{t_2}$ changes from *en* to s_1 , i.e. t_2 fires, the value b-1 is assigned to the variable d.

Step 6.7. Given the automaton $\vec{t_i}$, if the transition t_i has guard G_i , assign the variable condition G_i to the edge (en, s_1) with synchronization label t_i . Then add an edge e=(en, en) with no synchronization label, condition $\overline{G_i}$ (the complement of G_i), and $R(e)=\{c_i\}$.

Note the condition e < 1 assigned to the edge (en, s_1) in the automaton $\vec{t_5}$, where e < 1 represents the guard of t_5 . Observe also the edge (en, en) with condition $e \ge 1$ and $c_5:=0$.

Step 6.8. If the transition t_i is enabled in the initial marking, make the location *en* the initial location of t_i . Otherwise, if there are *k* places initially marked in the pre-set ${}^{\circ}t_i$ of the transition t_i ($0 \le k < |{}^{\circ}t_i|$ so that t_i is not enabled), make s_{k+1} the initial location of t_i .

In our example, *en* is the initial location of $\vec{t_1}$ because the transition t_1 is enabled in the initial marking of the net. Since

no place in ${}^{\circ}t_3$ is initially marked, the automaton $\vec{t_3}$ has s_1 as initial location.

Once we have the equivalent timed automata, we can verify properties against the model of the system. For instance, in the simple system of Figure 6.4 we could check whether, for given values of *a* and *b*, there exists a reachable state in which p_f is marked. This property can be expressed as a CTL formula EF p_f . If we want to check temporal properties we can express them as TCTL formulas. Thus, we could check whether p_g will possibly be marked and the time stamp of its token be less than 5 time units, expressing this property as EF_{<5} p_g .

Some of the model checking tools, namely HyTech [HyT], are capable of performing parametric analyses. Then, for the example shown in Figure 6.4, we can ask the model checker which values of *a* and *b* make a certain property hold in the system model. For instance, we obtain that EF p_g holds if a+b < 2.

Due to the nature of the model checking tools that we use, the translation procedure introduced above is applicable for PRES+ models in which transition functions are expressed using arithmetic operations and token types of all places are rational. In this case, we could even reason about token values. Recall, however, that we want to focus on reachability and time analyses. From this perspective we can ignore transition functions if they affect neither the absence/presence of tokens nor time stamps. This is the case of PRES+ models that bear no guards and, therefore, they can straightforwardly be verified even if their transition functions are very complex operations, because we simply ignore such functions. Those systems that include guards in their PRES+ model may also be studied if guard dependencies can be stated by linear expressions. This is the case of the system shown in Figure 6.4. There are many systems in which the transition functions are not linear, but their guard dependencies are, and then we can inscribe such dependencies as linear expressions and use our method for system verification.
6.3 Verification of an ATM Server

We illustrate the verification of a practical system modeled using PRES+. The net shown in Figure 6.6 represents an ATMbased Virtual Private Network (A-VPN) server [Fil98]. The behavior of the system can be briefly described as follows. Incoming cells are examined by *Check* to determine whether they are faulty. Fault-free cells arrive through the UTOPIA Rx interface and are eventually stored in the Shared Buffer. If the incoming cell is faulty, it goes through the module Faulty and then is sent out using the UTOPIA_Tx interface without processing. The module Address Lookup checks the Lookup Memory and, for each non-defective input cell, a compressed form of the Virtual Channel (VC) identifier in the cell header is computed. With this compressed form of the VC identifier, the module Traffic checks its internal tables and decides whether to accept the incoming cell or discard it in order to avoid congestion. If the cell is accepted, Traffic gives instructions to Queue Manager indicating where to store the incoming cell in the buffer. Traffic also indicates to Queue Manager the cell (stored in Shared Buffer) to be output. Supervisor is the module in charge of updating internal tables of Traffic and the Lookup Memory. The selected outgoing cell is emitted through the module UTOPIA_Tx. The specification of the system includes a time constraint given by the rate (155 Mbit/s) of the application: one input cell and one output cell must be processed every 2.7 µs.

To verify the correctness of the A-VPN server, we must prove that the system will eventually complete its functionality and that such a functionality will eventually fit within a cell timeslot. The completion of the task of the A-VPN server, modeled by the net in Figure 6.6, is represented by the state (marking) in which the place p_1 is marked. Then we must prove that for all computation paths, p_1 will eventually get a token and its time stamp will be less than 2.7 µs. These conditions might be straightforwardly specified using CTL and TCTL formulas,

namely AF p_1 and AF_{<2.7} p_1 . Notice that the first formula is a necessary condition for the second one. Using the translation procedure described above and, in this case, the HyTech tool, we found out that the CTL formula AF p_1 holds while the TCTL formula AF_{<2.7} p_1 does not. Moreover, we have checked the formula EF_{<2.7} p_1 that turns out to be true, which means that it is possible to get a token in p_1 with a time stamp less than 2.7 μ s. However, recall that AF_{<2.7} p_1 does not hold and therefore this implementation does not fulfill the system specification because it is not guaranteed that the time constraint will be satisfied.



Figure 6.6: PRES+ model of an A-VPN server

We can consider an alternative solution. To do so, suppose we want to modify *Traffic*, keeping its functional behavior but seeking superior performance: we want to explore the allowed interval of delays for *Traffic* in order to fulfill the system constraints. We can define the minimum and maximum transition delays of *Traffic* as parameters d^- and d^+ , and then use HyTech in order to perform a parametric analysis and find out the values for which $\mathbf{AF}_{<2.7} p_1$ is satisfied. We get that if $d^+ < 0.57$ and, by definition, $d^- \leq d^+$ then the property $\mathbf{AF}_{<2.7} p_1$ holds. This indicates that the worst case execution time of the function associated to *Traffic* must be less than 0.57 µs to fulfill the system specification.

Running the HyTech tool on a Sun Ultra 10 workstation³, both the verification of the TCTL formula $AF_{<2.7} p_1$ for the model given in Figure 6.6, and the parametric analysis described in the paragraph above take roughly 1 second.

^{3.} All the experiments that we present in this thesis were run on a Sun Ultra 10 workstation.

Chapter 7 Reduction of Verification Complexity by using Transformations

THE APPLICATION OF TRANSFORMATIONS in the verification of embedded systems is addressed in this chapter. We have introduced an approach to the formal verification of systems modeled in PRES+. The verification efficiency can be improved considerably by using a transformational approach. The model that we use to represent embedded systems supports a transformation process which is of great benefit in the formal verification process.

For the sake of reducing the verification effort, we first transform the system model into a simpler one, still semantically equivalent, and then verify the simplified model. If a given model is modified using correctness-preserving transformations and then the resulting one is proved correct with respect to its specification, the initial model is guaranteed to be correct as well and no intermediate steps need to be verified. This simple observation allows us to reduce significantly the complexity of verification.

7.1 Transformations

As it was argued in Chapter 5, the concept of hierarchy makes it possible to model systems in a structured way. Thus, using the notion of abstraction/refinement, the system may be broken down into a set of comprehensible nets.

Transformations performed on large and flat systems are, in general, difficult to handle. Hierarchical modeling permits a structural representation of the system in such a way that the composing (sub)nets are simple enough to be transformed efficiently.

We can define a set of transformation rules that make it possible to transform only a part of the system model. A simple but useful transformation is shown in Figure 7.1. It is not difficult to formally prove that N' and N'' are total-equivalent, provided that the conditions given in Figure 7.1 are satisfied. It is interesting to observe that if the net N' is a refinement of a certain super-transition $S \in \Lambda$ in the hierarchical net $H=(P, T, \Lambda, I, O, I)$ M_0) and N' is transformed into N" (so that N' and N" are totalequivalent), then N'' is also a refinement of S and may be used instead of N'. Such a transformation does not change the overall system at all. First, having tokens with the same token value and time in corresponding in-ports of N' and N'' will lead to a marking with the very same token value and time in corresponding out-ports, so that the external observer (i.e. the rest of the net H) can not distinguish between N' and N''. Second, once tokens are put in the in-ports of the subnets, there is nothing that externally "disturbs" the behavior of the subnets N and N" (for example a transition in conflict with the in-transition that could take away tokens from the in-ports) because, by definition, super-transitions may not be in conflict. Thus the overall behavior is the same using either N' or N''. Such a transformation

rule could be used, therefore, to simplify PRES+ models and accordingly reduce the complexity of the verification process.



Figure 7.1: Transformation rule TR1

It is worth clarifying the concept of transformation in the context of verification. Along the design flow, the system model is refined to include different design decisions, like architecture selection, partitioning, and scheduling (see Figure 2.1). Such refinements are what we call *vertical transformations*. On the other hand, at certain stage of the design flow, the system model can be transformed into another one that preserves certain properties under consideration and, at the same time, makes the verification process easier. These are called *horizontal transformations*.

Horizontal transformations are a mathematical tool to deal with the verification complexity. By simplifying the representation to be model-checked, the verification cost is reduced in a significant manner. In this thesis, we concentrate on horizontal transformations.



Figure 7.2: Using transformations in order to reduce verification cost

Figure 7.2(a) depicts how the system model, at a given phase of the design flow, is verified. The model together with the required properties P are input to the model checking tool to find out whether the model conforms to the desired properties. It is possible to do better by trying to apply horizontal transformations in order to get a simpler model, yet semantically equivalent with respect to the properties P. Our transformational approach to verification is illustrated in Figure 7.2(b). If the transformations are *P*-preserving, only the simplest model is to be verified and there is no need to model-check intermediate steps, thus saving time in the verification process.

In what follows we present a few transformations. We assume that the nets involved in the transformations are a refinement of a certain super-transition (in the case of total-equivalence transformations) or, at least, a semi-refinement (in the case of timeequivalence transformations).



Figure 7.3: Transformation rule TR2



Figure 7.4: Transformation rule TR3



Figure 7.5: Transformation rule TR4



Figure 7.6: Transformation rule TR5



Figure 7.7: Transformation rule TR6

We may take advantage of transformations to reduce the complexity of verification. The idea is to simplify the system model using transformations from a library. In the case of total-equivalence transformations, since an external observer could not distinguish between two total-equivalent nets (for the same tokens in corresponding in-ports, the observer would get in both cases the very same tokens in corresponding out-ports), the global system properties are preserved in terms of reachability, time, and functionality. Therefore such transformations are *correctnesspreserving*: if a property P holds in a net that contains a subnet N' (into which a total-equivalent subnet N'' has been transformed), it does in another that contains N''; if P does not hold in the first net, it does not in the second either.

If the system model does not have guards, we can ignore transition functions as reachability and time analyses (which are the

focus of our verification approach) will not be affected by token values. In such a case, we can use time-equivalence transformations to obtain a simpler model, as they preserve properties related to absence/presence of tokens in the net as well as time stamps of tokens.

7.2 Verification of the GMDF α

In this section we verify the GMDF α (Generalized Multi-Delay frequency-domain Filter) modeled using PRES+ in Section 5.2.1. We illustrate the benefits of using transformations in the verification of the filter.

We consider two cases of a GMDF α of length 1024: a) with an overlapping factor of 4, we have the following parameters: L=1024, $\alpha=4$, K=4, N=256, and R=64; b) with an overlapping factor of 2, we have the following parameters: L=1024, $\alpha=2$, K=8, N=128, and R=64. Having a sampling rate of 8 kHz, the maximum execution time for one iteration is in both cases 8 ms (64 new samples must be processed at each iteration). The completion of one iteration is determined by the marking of the place E'.

We want to prove that the system will eventually complete its functionality. According to the time constraint of the system, it is not sufficient to finish the filtering iteration but also to do so with a bound on time (8 ms). This aspect of the specification is captured by the TCTL formula $AF_{<8} E'$. At this point, our task is to verify that the model of the GMDF α shown in Figure 5.8 satisfies the formula $AF_{<8} E'$.

A straightforward way could be flattening the system model and applying directly the verification technique discussed in Chapter 6. However, a wiser approach would be trying to first simplify the system model by transforming it into an equivalent one, through transformations from a library. Such transformations are a mathematical tool that allows a significant improvement in the verification efficiency. The improvement is possible because of the following observation: the smaller the model is, the lower the verification cost becomes, in terms of both time and memory. Therefore we try to reduce the model aiming at obtaining a simpler one, still semantically equivalent from the point of view of reachability and time analyses, so that correctness is preserved.



Figure 7.8: Transformations of the GMDFα basic cell

We start by using the transformation rule illustrated in Figure 7.1 on the refinement of the basic cell, so that we obtain the subnet of Figure 7.8(b). Note that in this transformation step, no time is spent on-line in proving the transformation itself because transformations are proved off-line (only once) and stored in a library. Since the subnets of Figures 7.8(a) and 7.8(b) are total-equivalent, the functionality of the entire GMDF α , so far, remains unchanged. We may also use time-equivalence transformations because the PRES+ model of the GMDF α has

no guards. Using simple time-equivalence transformations, it is possible to obtain a simpler representation of the basic cell as shown in Figure 7.8(c). We continue until the basic cell refinement is further simplified into the single-transition net of Figure 7.8(d). Finally we check the specification against the simplest model of the system, that is, the one in which the refinement of the basic cells $S_{3,i}$ is the net shown in Figure 7.8(d). We have verified the formula $AF_{<8} E'$ and the model of the GMDF α indeed satisfies its specification for both K=4 and K=8. The verification times using UPPAAL [Upp] are shown in the last row of Table 7.1.

Refinement of the basic cell	Verification time [s]		
	α= 4 , <i>K</i> = 4	α= 2, <i>K</i>=8	
Fig. 7.8(a)	108	NA^*	
Fig. 7.8(b)	61	8177	
Fig. 7.8(c)	9	1368	
Fig. 7.8(d)	1	9	

Table 7.1: Verification times of the GMDFα

* Not available: out of time

Since the transformations used along the simplification of the GMDF α model are correctness-preserving, the initial model of Figure 5.8 is correct, i.e. satisfies the system specification, and therefore need not be verified. However, in order to illustrate the verification cost (time) at different stages, we have verified the models obtained in the intermediate steps (models in which the refinements of the basic cells $S_{3,i}$ are given by the nets shown in Figures 7.8(b) and 7.8(c)) as well as the initial model. The results are shown in Table 7.1. Recall, however, that this is not needed as long as the transformation rules preserve the correctness in terms of reachability and time analyses. Observe how

much effort is saved when the basic cells $S_{3,i}$ are refined by the simplest net compared to the original model.

Thus verification is carried out at low cost (short time) by first using correctness-preserving transformations aiming at simplifying the system representation. If the simpler model is correct (its specification holds), the initial one is guaranteed to be correct and intermediate steps need not be verified.

Chapter 8 Reduction of Verification Time by Clustering Transitions

OUR APPROACH TO VERIFICATION allows reasoning formally about real-time embedded systems represented in PRES+. We have proposed in Chapter 6 a systematic procedure to translate PRES+ into timed automata in order to make use of existing model checking tools. Such a procedure can be improved by exploiting the structure of the net and, in particular, by extracting the sequential behavior of the system.

In this chapter we present a clustering algorithm that extracts the sequential behavior of the Petri net. Then we propose a translation procedure where we obtain one automaton for each cluster (sequential part of the net). In this manner we improve significantly the procedure to translate PRES+ models into timed automata presented in Chapter 6 and consequently the efficiency of the verification process. The example of the GMDF α is revisited in this chapter in order to illustrate the reduction in verification time when the structure of the net is considered.

8.1 Clustering

The approach proposed in Chapter 6 translates PRES+ models into a collection of timed automata which operate and coordinate with each other through shared variables and synchronization labels. One automaton with one clock variable is obtained for each transition. The main problem of such an approach is that the complexity of model checking of timed automata is exponential in the number of clocks.

In order to reduce the number of automata/clocks resulted from the translation of PRES+ models into timed automata, we propose an algorithm that extracts the sequential behavior of the Petri net by *clustering* transitions. Intuitively, each *cluster* consists of a sequence of transitions where the firing of one of them *enables* the next one. The input of the algorithm is a safe Petri net and its output is a set of clusters, each representing a sequential part of the net. Then we obtain the timed automata, with one automaton and one clock per cluster (instead of one automaton and one clock per transition).

Definition 8.1. A *cluster* is an ordered tuple of distinct transitions denoted $C=(t_1, ..., t_n)$, such that t_{i+1} becomes enabled iff t_i fires, for $1 \le i < n$. We say that t_1 and t_n are, respectively, the *head* and the *tail* of C.

In Figure 8.1, a possible cluster is $C=(t_1, t_3, t_5)$ with head t_1 and tail t_5 .

Definition 8.2. The *cluster set* S_C of a cluster $C=(t_1, ..., t_n)$ is the set of transitions that are components of C, that is $S_C=\{t_1, ..., t_n\}$.

We explicitly make a distinction between *cluster* and *cluster set* because in the former case the order of the components is relevant whereas the order of elements in a set is immaterial. The

objective of our clustering algorithm is to find a set of clusters such that their cluster sets form a partition of T (the set of transitions of the Petri net). In other words, we aim at finding a number of clusters such that each transition $t \in T$ is in one and only one cluster.



Figure 8.1: PRES+ model to be clustered

Definition 8.3. The *anterior set* of a transition $t \in T$, denoted ant(t), is the set of those transitions that when fired will deposit a token in some place in the pre-set $\circ t$, that is, $ant(t) = \bigcup_{p_i \in \circ t} \circ p_i$. The *posterior set* of a transition $t \in T$, denoted post(t), is the set of transitions that will get a token in some place of their pre-set when t is fired, that is, $post(t) = \bigcup_{p_i \in t^\circ} p_i^\circ$.

Definition 8.4. The *anterior set* ant(C) of a cluster $C=(t_1, ..., t_n)$ is the anterior set of its head t_1 , that is, $ant(C)=ant(t_1)$. The *pos*-

terior set post(C) of a cluster $C=(t_1, ..., t_n)$ is the posterior set of its tail t_n , that is, $post(C)=post(t_n)$.

Consider, for example, the cluster $C=(t_{10}, t_1, t_3)$ in the net shown in Figure 8.1. Its anterior and posterior sets are, respectively, $ant(C)=\{t_9\}$ and $post(C)=\{t_5, t_6\}$.

The clustering algorithm we propose tries to add a new head or tail to an existing cluster C. We keep a list of "free" transitions *freeT*, i.e. transitions not allocated yet to any cluster. Let $C=(t_h, ..., t_t)$ be a cluster with head t_h and tail t_t and let *freeT* be the set of free transitions. We may add a *new tail* t_{nt} to the cluster C if $ant(t_{nt})$ -{ t_{nt} }={ t_t } and $t_{nt} \in freeT$. We may add a new *head* t_{nh} to C if $t_{nh} \in freeT$ and $ant(C) - \{t_h\} = \{t_{nh}\}$. Consider the example given in Figure 8.1. Assume this time $C=(t_9, t_{10}, t_1)$ and *free*T=T- S_C ={ $t_2, t_3, t_4, t_5, t_6, t_7, t_8$ }. Since $t_2, t_3 \in freeT$ and also $ant(t_2)=ant(t_3)=\{t_1\}$, both t_2 and t_3 fulfill the requirements for new tail stated above, but only one of them can be added as new tail to the cluster. In our algorithm this choice is made arbitrarily. If, for instance, t_3 is added to the cluster we obtain $C = (t_9, t_{10}, t_1, t_3)$ and free $T = \{t_2, t_4, t_5, t_6, t_7, t_8\}$. Note that t_3 was removed from *freeT*. It is not hard to see that there is no transition to be added as new head of the cluster.

Our clustering algorithm starts by selecting arbitrarily a transition t from the free list. A new cluster C is formed so that t is initially both head and tail of C, and t is removed from *freeT*. The next step is to examine only those transitions in *post*(C) that are also in *freeT* and check whether they may be a new tail of C. If so, the cluster is enhanced by adding a new tail. We repeat the process until no new tail may be added to the cluster. Then, in a similar fashion, we try to enhance the cluster by adding a new head and repeat until there is no new head candidate in the free list. When the cluster can no longer be enhanced, we select another transition from *freeT*, form a new cluster, and repeat the process until all transitions have been allocated to a cluster. The clustering algorithm is shown in Figure 8.2. By applying our clustering algorithm on the system shown in Figure 8.1, we obtain the following clusters: $C_1 = (t_9, t_{10}, t_1, t_2, t_4)$, $C_2 = (t_3, t_5, t_7)$, $C_3 = (t_6)$, $C_4 = (t_8)$. Note that the output of the algorithm is not unique since there might be new-tail transitions chosen arbitrarily. We could also have got, for instance, $C_1' = (t_9, t_{10}, t_1, t_3, t_6)$, $C_2' = (t_2, t_4)$, $C_3' = (t_5, t_7)$, $C_4' = (t_8)$. However, in either case, the number of clusters is the same.

```
clustering(safePNN)
    set freeT := T
    while freeT \neq \emptyset do
         with an arbitrary t \in freeT do
              new cluster C=(t)
              set freeT := freeT \cdot \{t\}
              set newhead := true
              set newtail := true
              // try to add a new tail t_{nt}
              while newtail do
                   set newtail := false
                   with an arbitrary t_{nt} \in post(C) \cap freeT
                    such that ant(t_{nt}) - \{t_{nt}\} = \{t_t\} do
add t_{nt} to C
set freeT := freeT-\{t_{nt}\}
set newtail := true
                   endwith
              endwhile
              // try to add a new head t_{nh}
              while newhead do
                   set newhead := false
                   with t_{nh} \in ant(C) \cap freeT such
                    that ant(C)-{t_h}={t_{nh}} do
add t_{nh} to C
set freeT := freeT-{t_{nh}}
                        set newhead := true
                   endwith
              endwhile
         endwith
    endwhile
endclustering
```

Figure 8.2: Clustering algorithm

A simple analysis shows that the proposed algorithm has a (worst-case) time complexity $O(n^2)$, where *n* is the number of transitions in the net. We have applied the clustering algorithm

to three different examples that can be scaled up. It is not our intention to discuss them here but rather use these examples in order to illustrate the performance of the algorithm in terms of execution time. Figure 8.3 shows the execution times of the clustering algorithm for the three cases studied.



Figure 8.3: Performance of the clustering algorithm

8.2 Improved Translation Procedure

As discussed previously, in order to verify the correctness of a real-time embedded system represented in PRES+, we translate the system model into timed automata so that model checking tools can be used. In what follows we describe the systematic procedure to translate PRES+ models into timed automata after clustering has been performed. The resulting model will consist of one automaton and one clock per cluster. The reader is referred to Section 6.1.3 for the notation related to timed automata. The translation procedure that we propose here is correct as long as the untimed Petri net is safe. We use the example of Figure 8.1 in order to illustrate the translation procedure, which

consists of the following steps.

Step 8.1. Define one clock in *X* for each cluster. Define one variable in *V* for each place p_x of the Petri net, corresponding to the token value v_x when p_x is marked.

Step 8.2. Define the set Σ of synchronization labels as the set of transitions in the Petri net. •

Steps 8.3 through 8.9 must be performed for each one of the clusters obtained by using the clustering algorithm. Consider a cluster $C=(t_1, ..., t_n)$ with head t_1 and tail t_n . For $t_i \in S_C$ (t_i) denotes the *i*-th transition in cluster C), let f_i be the transition function associated to t_i , and let d_i^- and d_i^+ be the minimum and maximum transition delays associated to t_i . Let G_i be the guard associated to the transition t_i . Let v_x be the value of the token in the place p_x when marked. The timed automaton corresponding to the cluster *C* will be denoted \vec{C} . The clock corresponding to \overrightarrow{C} is denoted *c*. For the sake of clarity, we first present the translation steps for the simplest case: we initially assume that $(post(C) - \{t_n\}) \cap S_C = \emptyset$ and that t_i is not in conflict with any other transition, for all $t_i \in S_C$. Recall that a transition is in conflict with another transition if it can be disabled by the firing of such a transition. Later we will discuss the general case where these assumptions do not hold.

Step 8.3. Define m+n locations $a_1, ..., a_m, b_1, ..., b_n$, where $m=|ant(C)-\{t_1\}|$ and $n=|S_C|$. These are the locations of \overrightarrow{C} . Define *m* edges (a_j, a_{j+1}) , for j=1, ..., m-1, with synchronization labels corresponding to the transitions in $ant(C)-\{t_1\}$. Define also *m* edges (a_m, b_1) with synchronization labels corresponding to the transitions labels corresponding to the transition labels corresponding to the transitions in $ant(C)-\{t_1\}$. Then define one edge (b_i, b_{i+1}) , for i=1, ..., n-1, with synchronization label t_i . Define one edge (b_n, a_1) with synchronization label t_n .

Consider the cluster $C_1 = (t_9, t_{10}, t_1, t_2, t_4)$ for the model given in Figure 8.1. We have n=5 for this cluster. Since $ant(C_1) = \{t_7, t_8\}$ we have m=2. Therefore, the automaton $\overrightarrow{C_1}$ corresponding to

the cluster C_1 has 7 locations $a_1, a_2, b_9, b_{10}, b_1, b_2, b_4$ and its edges are as shown in Figure 8.4. Note that b_k corresponds to the location in which transition t_k is bound (or enabled if t_k has no guard). The change of location, for example, from b_1 to b_2 corresponds to the firing of transition t_1 .

Step 8.4. For every edge $e_j = (a_m, b_1)$ and every edge $e_i = (b_i, b_{i+1})$, $1 \le i < n$, define $R(e_j) = R(e_i) = \{c\}$. For any other edge e in \overrightarrow{C} , define $R(e) = \emptyset$.

This means that on all edges but (a_j, a_{j+1}) , $1 \le j < m$, and (b_n, a_1) the clock *c* will be reset. In Figure 8.4, the assignment $c_k := 0$ represents the reset of clock c_k .

Step 8.5. For every location b_i , $1 \le i \le n$, define its location invariant as $c \le d_i^+$.

This enforces the firing of t_i before or at its latest trigger time.

Step 8.6. To every edge with synchronization label t_i , where $t_i \in S_C$, assign the clock condition $d_i \leq c \leq d_i^+$.

In Figure 8.4, for example, the edge (b_2, b_4) (with synchronization label t_2) of the automaton $\overrightarrow{C_1}$ has a clock condition $2 \le c_1 \le 5$ where 2 and 5 are the minimum and maximum transition delays of t_2 .

Step 8.7. For every edge with synchronization label t_i , where $t_i \in S_C$, and for every $p_j \in t_i^{\circ}$ assign to such an edge the activities $v_j := f_i$.

For instance, the activities assigned to the edge (b_1, b_2) with synchronization label t_1 in the automaton $\overrightarrow{C_1}$ are b := a-1 and c := a-1, where a-1 is the transition function of t_1 .

Step 8.8. If the transition $t_i \in S_C$ has a guard G_i , assign the variable condition G_i to the edge with synchronization label t_i . Then add an edge $e=(b_i, b_i)$ with no synchronization label, variable condition $\overline{G_i}$ (the complement of G_i), and $R(e)=\{c\}$.

Note the variable condition h < 2 on (b_7, a_1) and the edge



Figure 8.4: Automata equivalent to the model of Figure 8.1

 (b_7, b_7) in the automaton $\overrightarrow{C_2}$. This is due to the guard h < 2 of transition t_7 .

Step 8.9. If the transition $t_i \in S_C$ is enabled in the initial marking, make the location b_i the initial location of \vec{C} . Otherwise, if there are k places initially marked in the pre-set ${}^{\circ}t_1$ of the head

 $t_1 \ (0 \leq k < m \ \text{so that} \ t_1 \ \text{is not enabled}),$ make a_{k+1} the initial location of \overrightarrow{C} . \blacksquare

In our example, b_1 is the initial location of $\overrightarrow{C_1}$ because the transition $t_1 \in S_{C_1}$ is enabled in the initial marking of the net. The automaton $\overrightarrow{C_2}$ has a_1 as initial location because none of the transitions of the cluster $\overrightarrow{C_2}$ is initially enabled.

Observe that one and only one of the transitions of a given cluster will be enabled at a time. If two transitions in a cluster were enabled simultaneously, that would imply that the (underlying untimed) Petri net is not safe.

We have assumed, so far, that t_i is not in conflict with any transition, for all $t_i \in S_C$, and $(post(C) - \{t_n\}) \cap S_C = \emptyset$. Now we discuss the cases in which these assumptions do not hold:

a) In case that post(C)- $\{t_n\} = \{t_1\}$ (the posterior set of the cluster tail is the singleton containing the cluster head) the automaton \vec{C} will have *n* locations $b_1, ..., b_n$, where $n = |S_C|$, but no a_i locations. There will be additionally one edge (b_n, b_1) with synchronization label t_n and clock condition, variable condition, clock reset, and activities similar to the other edges (b_i, b_{i+1}) ;

b) If one of the transitions $t_i \in S_C$ is in conflict with another transition t_c , just add to the automaton \vec{C} one edge (b_i, a_1) with synchronization label t_c .

8.3 Revisiting the GMDF α

In Section 5.2.1 we have modeled a Generalized Multi-Delay frequency-domain Filter (GMDF α). In Section 7.2 such an application has been verified by transforming the system model and using the "naive" translation procedure described in Section 6.2.2.

In this section we revisit the verification of the GMDF α and compare it with the results shown previously in Section 7.2. We also consider here the two cases of a GMDF α of length 1024: a) with an overlapping factor $\alpha=4$, K=4; b) with an overlapping

factor $\alpha=2$, K=8. Recall that having a sampling rate of 8 kHz, the maximum execution time for one iteration is in both cases 8 ms. What we want to prove is that the filter eventually completes its functionality and does so within a bound on time (8 ms). This is captured by the TCTL formula $AF_{<8} E'$. As seen in Figure 5.8, K affects directly the dimension of the model and, therefore, the complexity of verification.

GMDF α <i>L</i> =1024	Verification time [s]			
	Naive	Transfor- mations	Clustering	Transf. + Clustering
α=4, <i>K</i> =4	108	1	2	<1
α=2, <i>K</i> =8	NA^*	9	540	1

Table 8.1: Verification of the GMDFα

* Not available: out of time

We have used UPPAAL in order to model-check the formula $AF_{<8}$ E' against the model of the filter. For both cases (*K*=4 and K=8), $AF_{<8}E'$ indeed holds (this fact was known beforehand from Section 7.2). The results are shown in Table 8.1. The second column corresponds to the verification time using the approach described in Chapter 6 (naive translation of PRES+ into timed automata). The third column in Table 8.1 shows the results of verification when using the approach discussed in Chapter 7 (transformation of the model into a semantically equivalent and simpler one in order to reduce complexity, followed by naive translation into timed automata). The verification time for the GMDF α using the clustering method presented in this chapter is shown in the fourth column of Table 8.1. These results include the execution time of the clustering algorithm. By combining the transformational approach with the clustering one, it is possible to further improve the efficiency of the verification process as shown in the last column of Table 8.1.

Note that, for this particular case, the transformational approach of Chapter 7 outperforms the one presented in this chapter. However, by combining the approach proposed here and the one presented in Chapter 7 the efficiency of verification is improved considerably.

Chapter 9 Experimental Results

THIS CHAPTER PRESENTS three different examples, including a practical application, which we use in order to illustrate our modeling and verification technique.

9.1 Ring-Configuration Processes

In this section we illustrate our verification approach on a scalable example, comparing the technique based on a naive translation from PRES+ into automata discussed in Chapter 6, the transformational approach presented in Chapter 7, and the one formulated in Chapter 8 where the structure of the net is exploited to achieve higher efficiency.

The example that we use represents a number *n* of processes arranged in a ring configuration. The model for one such process is illustrated in Figure 9.1. Each one of the *n* processes in the system has a bounded response requirement, namely whenever the process starts it must strictly finish within a time limit, in this case 25 time units. Referring to Figure 9.1, the start of one such process is denoted by the marking of p_{start} while the marking of p_{end} denotes the end of the process. This requirement is expressed by the TCTL formula $AG(p_{start} \Rightarrow AF_{<25} p_{end})$.



Figure 9.1: PRES+ model for one ring-process

We have used UPPAAL in order to model-check the timing requirements of the processes in the ring-configuration example. The results are summarized in Table 9.1.

Number	Verification time [s]			
OI Processes (<i>n</i>)	Naive	Transfor- mations	Clustering	Transf. + Clustering
2	1	<1	<1	<1
3	29	5	2	1
4	704	85	31	17
5	8700	1275	453	205
6	\mathbf{NA}^{*}	13260	5771	2295
7^{\dagger}	NA^*	\mathbf{NA}^{*}	NA^*	16200

Table 9.1: Verification of the ring-configuration example

* Not available: out of time

† Specification does not hold

The second column of Table 9.1 shows the verification time using the naive translation procedure of Chapter 6. The third column corresponds to the transformational approach discussed in Chapter 7. The fourth column of Table 9.1 shows the verification time of the method based on transition clustering (Chapter 8). The results of combining the transformation-based technique with clustering are shown in the last column. We have plotted all these experimental results in Figure 9.2.



Figure 9.2: Verification of ring-configuration processes

Observe that for n=7 the bounded response requirement expressed by $AG(p_{start} \Rightarrow AF_{<25} p_{end})$ is not satisfied, a fact which, at first glance, is not obvious at all. An informal explanation is that since transition delays are given in terms of intervals, one process may take longer to execute than another; thus different processes can execute "out of phase" and this phase difference may be accumulated depending on the number of processes, causing one such process to take eventually longer than

25 time units (for n=7). It is also worth mentioning that, although the model has relatively few transitions and places, this example is very complex because of its large (untimed) state space which is due to the high degree of parallelism.

9.2 Fischer's Mutual Exclusion Protocol

In this section we model and verify the mutual exclusion protocol suggested by Fischer [Lam87]. The system consists of *n* processes, each performing read and write operations on a shared memory variable *x*. Each process P_i , for i=1, ..., n, executes the following algorithm:

```
repeat
    repeat
    await x=0
    x:=i
    delay
    until x=i
    Critical section
    x:=0
forever
```

One such process can be modeled using PRES+ as shown in Figure 9.3, where place x corresponds to the shared variable. The process may start if x=0. When t_2 fires, the value i is assigned to the shared variable x. Note that i is constant for each process. t_3 reads x and writes its value in the token put in place z. The process P_i is allowed to enter its critical section iff z=i. The presence of a token in place cs indicates that P_i is in its critical section. After leaving the critical section (firing of transition t_6) the value 0 is written in x. We have included in the model only the information that is relevant for the current discussion. For instance, we do not define explicitly the transition functions of those transitions that do not write the shared variable. Observe that we have expressed the maximum transition delay of t_2 and the minimum transition delay of t_3 as parameters a and b respectively.

The main property of interest for Fischer's protocol is the

mutual exclusion, that is, no two processes should be simultaneously in their critical sections. We have initially studied the case of only two processes P_1 and P_2 . By using the capabilities of parametric analysis supported by the HyTech tool, we found out that in case of n=2 the mutual exclusion property given by the formula AG $\neg(P_1.cs \land P_2.cs)$ is fulfilled iff a < b.



Figure 9.3: Process *P_i* of Fischer's protocol

We have chosen a=2 and b=3, and these are the values we

will use in the remaining experiments. Now, we want to verify the correctness of the protocol in cases where there are more than two processes, given a=2 and b=3. We turn to UPPAAL because, for such verification, it is the most efficient. Note that the length of the formula that states mutual exclusion grows exponentially in the number of processes, for instance, for n=3, it is given by

AG \neg (($P_1.cs \land P_2.cs$) \lor ($P_1.cs \land P_3.cs$) \lor ($P_2.cs \land P_3.cs$))

The results of verifying mutual exclusion, using UPPAAL, for *n* processes as modeled in Figure 9.3, with a=2 and b=3, are shown in Table 9.2.

Number of Processes (<i>n</i>)	Verification time [s]
2	1
3	7
4	541
5	21500

Table 9.2: Verification of the mutual exclusion protocol

9.3 Radar Jammer

The example that we describe in this section corresponds to a real-life application used in the military industry [Lin01]. The function of such a system is to deceive a radar apparatus by jamming signals.

The jammer is a subsystem placed on an object (target), typically an aircraft, moving in the area observed by a radar. The radar sends out pulses and some of them are reflected back to the radar by the objects in the area. When a radar receives pulses, it might determine the distance and direction of the object, and even its velocity and the type of object. The distance is calculated by measuring the time the pulse has travelled from its emission until it returns to the radar. By rotating the radar antenna lobe, it is possible to find the direction returning maximum energy, that is, the direction of the object. The velocity of the object is found out based on the doppler shift of the returning pulse. The type of object can be determined by comparing the shape of the returning pulse with a library of radar signatures for different objects.

The basic function of the jammer is to deceive a radar scanning the area in which the object is moving. The jammer receives a radar pulse, modifies it, and then sends it back to the radar after a certain delay. Based on input parameters, the jammer can create pulses that contain specific doppler and signature information as well as the desired space and time data. Thus the radar will see a false target. A view of the jammer and its environment is shown in Figure 9.4.



Figure 9.4: Radar jammer and its environment

The jammer example has been used as a test case for the SAVE design methodology (see Section 2.2). In the frame of SAVE, the system is described using Haskell as specification



Figure 9.5: PRES+ model of a jammer

language. The Haskell description is based on *skeletons*, which are higher-order functions used to model elementary processes.

The radar jammer has been specified in Haskell using a number of skeletons. Based on a basic procedure to translate Haskell descriptions (using skeletons) into PRES+ [Cor01a] and assisted by a software tool developed by our research group, we may get the PRES+ model of the jammer from its Haskell description. The obtained model contains no timing information which can later be annotated as transition delays. The PRES+ model of the
radar jammer, obtained from its Haskell description, is shown in Figure 9.5.

We briefly discuss the structure of the PRES+ model of the jammer. We do not intend to provide here a detailed description of each one of the transitions of the model of the radar jammer given in Figure 9.5 but rather present an intuitive idea about it. When a pulse arrives, it is initially detected and some of its characteristics are calculated by processing the samples taken from the pulse. Such processing is performed by the initial transitions, e.g. *detectEnv*, *detectAmp*, ..., *getPer*, *getType*, and based on internal parameters like *threshold* and *trigSelect*. Different scenarios are handled by the middle transitions, e.g. *getScenario*, *extractN*, and *adjustDelay*. The final transitions *doMod* and *sumSig* are the ones that actually alter the pulse to be returned to the radar.



Figure 9.6: Higher-level abstraction of the radar jammer

Using the concept of hierarchy, it is possible to obtain a higher-level view of the radar jammer represented in PRES+ as depicted in Figure 9.6. The super-transitions abstract parts of

the model given in Figure 9.5. For example, super-transition S_5 corresponds to the abstraction of the subnet shown in Figure 9.7. Such a subnet (Figure 9.7) can easily be identified as a portion of the model depicted in Figure 9.5.



Figure 9.7: Refinement of *S*₅ in the model of Figure 9.6

Also, many of the transitions presented in the model of Figure 9.5 could be refined (for example, during the design process). To illustrate this, we show how transition *doMod*, for instance, can be refined according to our concept of hierarchy. Its refinement is presented in Figure 9.8. In this form, hierarchy can conveniently be used to structure the design in a comprehensible manner.



Figure 9.8: Refinement corresponding to transition *doMod* in the model of Figure 9.5

We aim at verifying a pipe-lined version of the jammer where the stages correspond precisely to the super-transitions of the model shown in Figure 9.6. In order to represent a pipe-lined structure it is necessary to add a number of places and arcs to the model as follows. For every place $p \in P$ such that $(t_a, p) \in O$, $(p, t_b) \in I$, and $t_a \neq t_b$: a) add a place p' initially marked; b) add an input arc (p', t_a) ; c) add an output arc (t_b, p') . In this way, all places but *in* and *out* will hold at most one token, and still several of them might be marked simultaneously, representing the progress of activities along the pipeline.

The model of the pipe-lined jammer is shown in Figure 9.9. The minimum and maximum transition delays are given in ns. The timing information is discussed later in this section. We have included in this model a few more places and transitions that represent the environment. The input to the jammer is a radar pulse (actually, a number of samples taken from it). Transition *sample* will fire *n* times (where *n* is the number of samples), every PW/n (where PW is the pulse width), depositing the samples in the place *inSig* which are later buffered in the place *in*. In this form, we model the input of the incoming radar pulse. A token in *inSig* means that the input is being sampled.



Figure 9.9: Pipe-lined model of the jammer

Regarding the emission of the pulse produced by the jammer, the data obtained is buffered in place *out* before being transmitted. After some delay, it is sent out by transition *emit* so that the marking of place *outSig* represents a part of the outgoing pulse being transmitted back to the radar.

We have applied our verification technique to the PRES+ model of the jammer shown in Figure 9.9. We have performed what we call "time budget verification". At this point, we have no accurate estimates of the execution time of the function associated to each one of the transitions of the model. However, we do know the constraints of the system. The idea is to assign values to the minimum and maximum transition delays based on the designer's experience. Having such values, we perform verification of the required properties. If such properties are satisfied, the transition intervals constitute the time budget for the different functions to be implemented.

The time budget information can be used by the designer to guide the design process. It is possible that some of the intended implementations of a certain function do not fit in the time budget obtained previously. Then, it is necessary to modify the timing information of the model based on more accurate data and verify again the desired properties. Thus the process is repeated so that the designer gets valuable information from the very early stages of the design flow.

There are two properties that are important for the jammer. The first is that there cannot be output while sampling the input. The second requirement is that the whole outgoing pulse must be transmitted before another pulse arrives. The minimum Pulse Repetition Interval (PRI), i.e. the separation in time of two consecutive incoming pulses, for our system is 10 μ s, so this is the value we will use for verifying the second property. For a PRI of 10 μ s, the Pulse Width (PW) can vary from 100 ns up to 3 μ s. Therefore, we will consider the most critical case, that is, when the pulse width is 3 μ s. We assume that the number of samples is *n*=30 (so that the delay of transition *sample* in Figure 9.9 is

100 ns).

The properties described above can be expressed, respectively, by the formulas AG $\neg(inSig \land outSig)$ and $\neg EF_{>10000}$ *outSig*. The first formula states that the places *inSig* and *outSig* are never marked at the same time, while the second says that there is no computation path for which *outSig* is marked after 10000 ns.

In order to verify the model of the jammer shown in Figure 9.9, we have translated it into timed automata. We have used the systematic translation procedure proposed in this thesis for the part of the net that is safe. The rest of the model (for example, transitions *sample* and *emit*) has been translated in an *ad hoc* manner. We have verified that the required properties are indeed satisfied in the model of Figure 9.9. Using UPPAAL, the verification of AG $\neg(inSig \land outSig)$ takes 115 s while the verification of the formula $\neg EF_{>10000}$ *outSig* takes 384 s.

The radar jammer is a realistic example that has illustrated how our modeling and verification approach can be used for practical applications. The concept of hierarchy has proved to be very convenient to handle this example in an understandable way. The verified requirements are very interesting as not only they impose an upper bound for the completion of the activities but also a lower one, since the emission and sampling of pulses cannot overlap. Though there are few transitions in the model, the state space is very large because of the pipeline. Despite the large space, the verification of the two studied properties takes relatively short time.

Chapter 10 Conclusions and Future Work

THIS THESIS HAS INTRODUCED an approach to modeling and formal verification of real-time embedded systems. This chapter is intended to summarize the work presented in this thesis and point out possible directions of our future research.

10.1 Conclusions

Embedded systems are becoming increasingly common in our everyday life. We just need to look around and start counting the number of computer-controlled devices that we own and use. Embedded systems are typically characterized by their dedicated function and real-time behavior. Many of them must fulfill strict requirements in terms of reliability and correctness. Designing systems with such features, combined with high levels of complexity and tight time-to-market constraints, is a challenging task.

The design flow must be based upon an unambiguous formalism that can represent relevant characteristics of the system

and capture design decisions. A sound model of computation supports a precise representation of the system, the use of formal methods to verify its correctness, and the automation of different tasks along the design process.

In this thesis we have presented a formal model of computation for real-time embedded systems. PRES+ is a model based on Petri nets with a well-defined semantics. It has been extended in order to capture essential characteristics of real-time embedded systems: tokens carry information and transitions perform transformation of data when fired; timing is explicitly included by associating lower and upper limits to the duration of activities related to transitions; both sequential and concurrent activities may be easily expressed; PRES+ supports the concept of hierarchy.

Several examples, including an industrial application, have been studied in order to demonstrate the applicability of our modeling technique to different systems.

We have proposed an approach to the formal verification of real-time embedded systems represented in PRES+. We make use of model checking to prove whether certain properties, expressed as CTL and TCTL formulas, hold with respect to the system model. We have introduced a systematic procedure to translate PRES+ models into timed automata so that it is possible to use existing model checking tools.

Two strategies have been addressed in this thesis in order to reduce the complexity of the verification process.

First, we apply transformations to the initial system model, aiming at simplifying it, still preserving the properties under consideration. This is a transformational approach that tries to reduce the model, and therefore improve the efficiency of verification, by using correctness-preserving transformations. Thus if the simpler model is proved correct, the initial one is guaranteed to be correct.

Second, we have shown that verification complexity can further be reduced by improving the translation procedure from PRES+ into automata. We have proposed an algorithm that extracts the sequential behavior of the net by clustering transitions. Thus we obtain one automaton with one clock per cluster, instead of one automaton with one clock per transition. Moreover, experimental results have shown that by combining the clustering strategy and the transformational approach the efficiency of verification is improved considerably.

10.2 Future Work

This section discusses future directions of our research by pointing out some of the possible forms to improve and extend the work presented in this thesis.

- We have concentrated on the modeling and verification parts of the design flow for embedded systems. There are other issues well worth considering. We intend to develop an approach to partitioning and scheduling based on our modeling formalism. The system model can incrementally be transformed to reflect the design decisions taken during such phases. For instance, we could add a place for each processing engine in the system in order to represent the mapping of tasks onto selected components. In that case, one such place would be both input and output of all transitions which capture processes mapped onto that engine.
- The problem of verification of the mapped and scheduled model is very interesting. On the one hand, the model grows larger since more information must be included in the representation. On the other hand, the amount of parallelism is reduced and, therefore, the state space becomes smaller. The study of these trade-offs with respect to the verification complexity is a direction to follow in the near future.
- We have presented a verification approach and proposed two strategies to reduce its complexity. However, in order to han-

dle larger and more detailed models, the efficiency of verification must further be improved. Our intention is to explore new ways to alleviate the complexity of verification by, for instance, taking advantage of certain regularities in the structure of the net. By achieving a more efficient verification, our approach will be practical also at lower levels of abstraction.

References

- [Alu90] R. Alur, C. Courcoubetis and D. L. Dill, "Model Checking for Real-Time Systems," in *Proc. Sympo*sium on Logic in Computer Science, 1990, pp. 414-425.
- [Alu99] R. Alur, "Timed Automata," in Computer-Aided Verification, D. Peled and N. Halbwachs, Eds. LNCS 1633, Berlin: Springer-Verlag, 1999, pp. 8-22.
- [Bal96] F. Balarin, H. Hsieh, A. Jurecska, L. Lavagno, and A. Sangiovanni-Vincentelli, "Formal Verification of Embedded Systems based on CFSM Networks," in *Proc. DAC*, 1996, pp. 568-571.
- [Bal97] F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara, *Hardware-Software Co-Design of Embedded Systems The POLIS Approach*. Norwell, MA: Kluwer, 1997.
- [Ben92] L. P. M. Benders and M. P. J. Stevens, "Petri Net Modelling in Embedded System Design," in *Proc. European Computer Conference*, 1992, pp. 612-617.
- [Cam96] R. Camposano and J. Wilberg, "Embedded System

Design," in *Design Automation for Embedded Systems*, vol. 1, pp. 5-50, Jan. 1996.

- [Cas93] C. G. Cassandras, Discrete Event Systems: Modeling and Performance Analysis. Boston, MA: Aksen Associates, 1993.
- [Chi93] M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, and A. Sangiovanni-Vincentelli, "A Formal Specification Model for Hardware/Software Codesign," Technical Report UCB/ERL M93/48, Dept. EECS, University of California, Berkeley, June 1993.
- [Cla86] E. M. Clarke, E. A. Emerson, and A. P. Sistla, "Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications," in ACM Trans. on Programming Languages and Systems, vol. 8, pp. 244-263, April 1986.
- [Cla96] E. M. Clarke and R. P. Kurshan, "Computer-aided verification," in *IEEE Spectrum*, vol. 33, pp. 61-67, June 1996.
- [Cla99] E. M. Clarke, O. Grumberg, and D. A. Peled, *Model Checking*. Cambridge, MA: MIT Press, 1999.
- [Cor00a] L. A. Cortés, P. Eles, and Z. Peng, "Formal Coverification of Embedded Systems using Model Checking," in *Proc. Euromicro Conference*, 2000, vol. I, pp. 106-113.
- [Cor00b] L. A. Cortés, P. Eles, and Z. Peng, "Definitions of Equivalence for Transformational Synthesis of Embedded Systems," in *Proc. Intl. Conference on Engineering of Complex Computer Systems*, 2000, pp. 134-142.
- [Cor00c] L. A. Cortés, P. Eles, and Z. Peng, "Verification of Embedded Systems using a Petri Net based Representation," in *Proc. Intl. Symposium on System Synthesis*, 2000, pp. 149-155.

- [Cor01a] L. A. Cortés, P. Eles, and Z. Peng, "From Haskell to PRES+: Basic Translation Procedures," SAVE Project Report, Dept. of Computer and Information Science, Linköping University, Linköping, April 2001.
- [Cor01b] L. A. Cortés, P. Eles, and Z. Peng, "Hierarchical Modeling and Verification of Embedded Systems," in *Proc. Euromicro Symposium on Digital System Design*, 2001, pp. 63-70.
- [Cor99] L. A. Cortés, P. Eles, and Z. Peng, "A Petri Net based Model for Heterogeneous Embedded Systems," in *Proc. NORCHIP Conference*, 1999, pp. 248-255.
- [Dit95] G. Dittrich, "Modeling of Complex Systems Using Hierarchical Petri Nets," in *Codesign: Computer-Aided Software/Hardware Engineering*, J. Rozenblit and K. Buchenrieder, Eds. Piscataway, NJ: IEEE Press, 1995, pp. 128-144.
- [Edw97] S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli, "Design of Embedded Systems: Formal Models, Validation, and Synthesis," in *Proc. IEEE*, vol. 85, pp. 366-390, March 1997.
- [Ele98] P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, and P. Pop, "Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems," in *Proc. DATE Conference*, 1998, pp. 132-138.
- [Ess98] R. Esser, J. Teich, and L. Thiele, "CodeSign: An embedded system design environment," in *IEE Proc. Computers and Digital Techniques*, vol. 145, pp. 171-180, May 1998.
- [Fil98] E. Filippi, L. Lavagno, L. Licciardi, A. Montanaro, M. Paolini, R. Passerone, M. Sgroi, and A. Sangiovanni-Vincentelli, "Intellectual Property Re-use in Embedded System Co-design: an Industrial Case Study," in

Proc. ISSS, 1998, pp. 37-42.

- [Fit96] M. Fitting, *First-Order Logic and Automated Theorem Proving*. New York, NY: Springer-Verlag, 1996.
- [Fre97] L. Freund, M. Israel, F. Rousseau, J. M. Bergé, M. Auguin, C. Belleudy, and G. Gogniat, "A Codesign Experiment in Acoustic Echo Cancellation: GMDFα," in ACM Trans. on Design Automation of Electronic Systems, vol. 4, pp. 365-383, Oct. 1997.
- [Gaj94] D. D. Gajski and L. Ramachandran, "Introduction to High-Level Synthesis," in *IEEE Design & Test of Computers*, vol. 11, pp. 44-54, Winter 1994.
- [Gal87] J. H. Gallier, *Foundations of Automatic Theorem Proving*. New York, NY: John Wiley & Sons, 1987.
- [Gan94] J. D. Gannon, J. M. Purtilo, and M. V. Zelkowitz, Software Specification: A Comparison of Formal Methods. Norwood, NJ: Ablex Publishing, 1994.
- [Har87] D. Harel, "Statecharts: A Visual Formalism for Complex Systems," in *Science of Computer Programming*, vol. 8, pp. 231-274, June 1987.
- [Has] Haskell, http://www.haskell.org/
- [Hoa85] C. A. R. Hoare, *Communicating Sequential Processes*. Englewood Cliffs, NJ: Prentice-Hall, 1985.
- [Hsi99] P.-A. Hsiung, "Hardware-Software Coverification of Concurrent Embedded Real-Time Systems," in *Proc. Euromicro RTS*, 1999, pp. 216-223.
- [HyT] HyTech: The HYbrid TECHnology Tool, http://wwwcad.eecs.berkeley.edu/~tah/HyTech/
- [Ism94] T. B. Ismail, M. Abid, and A. Jerraya, "COSMOS: A CoDesign Approach for Communicating Systems," in *Proc. CODES/CASHE*, 1994, pp. 17-24.

- [Jen91] K. Jensen and G. Rozenberg, Eds. *High-level Petri Nets.* Berlin: Springer-Verlag, 1991.
- [Jen92] K. Jensen, *Coloured Petri Nets*. Berlin: Springer-Verlag, 1992.
- [Jer95] A. Jerraya and K. O'Brien, "SOLAR: An Intermediate Format for System-Level Modeling and Synthesis," in *Codesign: Computer-Aided Software/ Hardware Engineering*, J. Rozenblit and K. Buchenrieder, Eds. Piscataway, NJ: IEEE Press, 1995, pp. 145-175.
- [Ker99] C. Kern and M. R. Greenstreet, "Formal Verification in Hardware Design: A Survey," in ACM Trans. on Design Automation of Electronic Systems, vol. 4, pp. 123-193, April 1999.
- [Kro] KRONOS, http://www-verimag.imag.fr/TEMPORISE/ kronos/
- [Lam87] L. Lamport, "A Fast Mutual Exclusion Algorithm," in ACM Trans. on Computer Systems, vol. 5, pp. 1-11, Feb. 1987.
- [Lav99] L. Lavagno, A. Sangiovanni-Vincentelli, and E. Sentovich, "Models of Computation for Embedded System Design," in System-Level Synthesis, A. A. Jerraya and J. Mermet, Eds. Dordrecht: Kluwer, 1999, pp. 45-102.
- [Lee95] E. A. Lee and T. Parks, "Dataflow Process Networks," in *Proc. IEEE*, vol. 83, pp. 773-799, May 1995.
- [Lin01] P. Lind and S. Kvist, "Jammer Model Description," Technical Report, Saab Bofors Dynamics AB, April 2001.
- [Mac99] P. Maciel, E. Barros, and W. Rosenstiel, "A Petri Net Model for Hardware/Software Codesign," in *Design*

Automation for Embedded Systems, vol. 4, pp. 243-310, Oct. 1999.

- [Mer76] P. M. Merlin and D. J. Farber, "Recoverability of Communication Protocols—Implications of a Theoretical Study," in *IEEE Trans. Communications*, vol. COM-24, pp. 1036-1042, Sept. 1976.
- [Mur89] T. Murata, "Petri Nets: Analysis and Applications," in *Proc. IEEE*, vol. 77, pp. 541-580, April 1989.
- [Pet81] J. Peterson, *Petri Net Theory and the Modeling of Systems*. Englewood Cliffs, NJ: Prentice-Hall, 1981.
- [San99] I. Sander and A. Jantsch, "Formal System Design Based on the Synchrony Hypothesis, Functional Models, and Skeletons," in *Proc. VLSI Design*, 1999, pp. 318-323.
- [SAV] SAVE Project, http://www.ida.liu.se/~eslab/ SAVE.html
- [Sgr99] M. Sgroi, L. Lavagno, Y. Watanabe, and A. Sangiovanni-Vincentelli, "Synthesis of Embedded Software Using Free-Choice Petri Nets," in *Proc. DAC*, 1999, pp. 805-810.
- [Sgr00] M. Sgroi, L. Lavagno, and A. Sangiovanni-Vincentelli, "Formal Models for Embedded System Design," in *IEEE Design & Test of Computers*, vol. 17, pp. 14-27, April-June 2000.
- [Sto95] E. Stoy, "A Petri Net Based Unified Representation for Hardware/Software Co-Design," Licentiate Thesis, Dept. of Computer and Information Science, Linköping University, Linköping, 1995.
- [Str01] K. Strehl, L. Thiele, M. Gries, D. Ziegenbein, R. Ernst, and J. Teich, "*FunState*—An Internal Design Representation for Codesign," in *IEEE Trans. VLSI*

Systems, vol. 9, pp. 524-544, Aug. 2001.

- [Tho93] D. E. Thomas, J. K. Adams, and H. Schmit, "A Model and Methodology for Hardware-Software Codesign," in *IEEE Design & Test of Computers*, vol. 10, pp. 6-15, Sept. 1993.
- [Tur99] J. Turley, "Embedded Processors by the Numbers," in *Embedded Systems Programming*, vol. 12, May 1999.
- [Upp] UPPAAL, http://www.uppaal.com/
- [Var01a] M. Varea and B. Al-Hashimi, "Dual Transitions Petri Net based Modelling Technique for Embedded Systems Specification," in *Proc. DATE Conference*, 2001, pp. 566-571.
- [Var01b] M. Varea, B. Al-Hashimi, L. A. Cortés, P. Eles, and Z. Peng, "Model Checking of Embedded Systems based on Dual Transition Petri Net," submitted for publication, 2001.