Scheduling and Mapping in an Incremental Design Methodology for Distributed Real-Time Embedded Systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 12, Issue 8, August 2004, pp. 793-811.
In this paper, we present an approach to mapping and scheduling of distributed embedded systems for hard real-time applications, aiming at a minimization of the system modification cost. We consider an incremental design process that starts from an already existing system running a set of applications. We are interested in implementing new functionality such that the timing requirements are fulfilled and the following two requirements are also satisfied: 1) the already running applications are disturbed as little as possible and 2) there is a good chance that later, new functionality can easily be added to the resulted system. Thus, we propose a heuristic that finds the set of already running applications which have to be remapped and rescheduled at the same time with mapping and scheduling the new application, such that the disturbance on the running system (expressed as the total cost implied by the modifications) is minimized. Once this set of applications has been determined, we outline a mapping and scheduling algorithm aimed at fulfilling the requirements stated above. The approaches have been evaluated based on extensive experiments using a large number of generated benchmarks as well as a real-life example.
Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However,
permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale
or redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works, must be obtained from the IEEE.
[PEPP04] Paul Pop, Petru Eles, Zebo Peng, Traian Pop, "Scheduling and Mapping in an Incremental Design Methodology for Distributed Real-Time Embedded Systems", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 12, Issue 8, August 2004, pp. 793-811.