Linköping University: Students Alumni Trade and Industry/Society Internal Search
kejia_ISVLSI14

Robustness Analysis of Real-Time Scheduling Against Differential Power Analysis Attacks

Ke Jiang
 
Lejla Batina
Petru Eles Author homepage
 
Zebo Peng Author homepage

IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2014), Tampa, FL, USA, July 9-11, 2014.

ABSTRACT
Embedded systems (ESs) have been a prominent solution for enhancing system performance and reliability in recent years. ESs that are required to ensure functional correctness under timing constraints are referred to as real-time embedded systems (RTESs). With the emerging trend of utilizing RTESs in safety and reliability critical areas, security of RTESs, especially confidentiality of the communication, becomes of great importance. More recently, side-channel attacks (SCAs) posed serious threats to confidentiality protection mechanisms, namely, cryptographic algorithms. In this work, we present the first analytical framework for quantifying the influence of real-time scheduling policies on the robustness of secret keys against differential power analysis (DPA) attacks, one of the most popular type of SCAs. We validated the proposed concept on two representative scheduling algorithms, earliest deadline first scheduling (EDF) and rate-monotonic scheduling (RMS), via extensive experiments.


Related files:
kejia_ISVLSI14.pdfAdobe Acrobat portable document

Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.


[JBEP14] Ke Jiang, Lejla Batina, Petru Eles, Zebo Peng, "Robustness Analysis of Real-Time Scheduling Against Differential Power Analysis Attacks", IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2014), Tampa, FL, USA, July 9-11, 2014.
( ! ) perl script by Giovanni Squillero with modifications from Gert Jervan   (v3.1, p5.2, September-2002-)