Iterative Schedule Optimisation for Voltage scalable Distributed Embedded Systems
ACM Transactions on Embedded Computing Systems, Vol. 3, Nr. 1, 2004, pp. 182-217
We present an iterative schedule optimisation for multi-rate system specifications, mapped onto heterogeneous distributed architectures containing dynamic voltage scalable processing elements (DVS-PEs).To achieve a high degree of energy reduction, we formulate a generalised DVS problem, taking into account the power variations among the executing tasks. An efficient heuristic is presented that identifies optimised supply voltages by not only "simply" exploiting slack time, but under the additional consideration of the power profiles. Thereby, this algorithm minimises the energy dissipation of heterogeneous architectures, including power managed processing elements, effectively. Further, we address the simultaneous schedule optimisation towards timing behaviour and DVS utilisation by integrating the proposed DVS heuristic into a genetic list scheduling approach. We investigate and analyse the possible energy reduction at both steps of the co-synthesis (voltage scaling and scheduling), including the power variations effects. Extensive experiments indicate that the presented work produces solutions with high quality.
Copyright note for papers published by ACM:
Permission to make digital or hard copies of this work for personal or
classroom use is granted without fee provided that copies bear this
notice and the full citation on the first page. Copyrights for
components of this work owned by others than ACM must be
honored. Abstracting with credit is permitted. To copy otherwise, to
republish, to post on servers or to distribute to lists, requires
prior specific permission and/or a fee.
[SME04] Marcus Schmitz, Bashir M. Al-Hashimi, Petru Eles, "Iterative Schedule Optimisation for Voltage scalable Distributed Embedded Systems", ACM Transactions on Embedded Computing Systems, Vol. 3, Nr. 1, 2004, pp. 182-217