virsi_ats08

On Reduction of Capture Power for Modular System-on-Chip Test

Virendra Singh
 
Erik Larsson Author homepage

IEEE Workshop on RTL and High Level Testing (WRTLT'08), Sapporo, JAPAN, November 27-28, 2008.

ABSTRACT


[SL08] Virendra Singh, Erik Larsson, "On Reduction of Capture Power for Modular System-on-Chip Test", IEEE Workshop on RTL and High Level Testing (WRTLT'08), Sapporo, JAPAN, November 27-28, 2008.
( ! ) perl script by Giovanni Squillero with modifications from Gert Jervan   (v3.1, p5.2, September-2002-)
Last modified on Monday December 04, 2006 by Gert Jervan