System-on-Chip Test Scheduling based on Defect Probability
2003 International Test Synthesis Workshop (ITSW), Santa Barbara, CA, USA, March 31 - April 2, 2003
This paper addresses the test scheduling problem for system-on-chip. Different from previous approaches where it is assumed that all test sets will be performed until completion, we consider the cases where the test process will be terminated as soon as a defect is detected. This is common practice in production test of chips. The proposed technique takes into account the probability of defect-detection by a test set in order to schedule the test sets so that the expected total test time will be minimized. It supports different test bus structures, test scheduling strategies (sequential scheduling vs. concurrent scheduling), and test set assumptions (fixed test time vs. flexible test time). Several heuristic algorithms have been developed and experiments performed to demonstrate their efficiency.
[LPP03] Erik Larsson, Julien Pouget, Zebo Peng, "System-on-Chip Test Scheduling based on Defect Probability", 2003 International Test Synthesis Workshop (ITSW), Santa Barbara, CA, USA, March 31 - April 2, 2003