Design Automation for IEEE P1687
Design, Automation and Test in Europe (DATE 2011), Grenoble, France, March 14-18, 2011.
The IEEE P1687 (IJTAG) standard proposal aims at standardizing the access to embedded test and debug logic (instruments) via the JTAG TAP. P1687 specifies a component called Segment Insertion Bit (SIB) which makes it possible to construct a multitude of alternative P1687 instrument access networks for a given set of instruments. Finding the best access network with respect to instrument access time and the number of SIBs is a time-consuming task in the absence of EDA support. This paper is the first to describe a P1687 design automation tool which constructs and optimizes P1687 networks. Our EDA tool, called PACT, considers the concurrent and sequential access schedule types, and is demonstrated in experiments on industrial SOCs, reporting total access time and average access time.
[GICL11] Farrokh Ghani Zadegan, Urban Ingelsson, Gunnar Carlsson, Erik Larsson, "Design Automation for IEEE P1687", Design, Automation and Test in Europe (DATE 2011), Grenoble, France, March 14-18, 2011.