An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling
IEEE European Test Workshop 2003 (ETW'03), Maastricht, The Netherlands, May 25-28, 2003, pp 51-56 (Formal Proceedings)
Test application time and core accessibility are two major issues in System-On-Chip (SOC) testing. The test application time must be minimised, and a test access mechanism (TAM) must be developed to transport test data to and from the cores. In this paper we present an approach to design a test interface (wrapper) at core level taking into account the P1500 restrictions, and to design a TAM architecture and its associated test schedule using a fast and efficient heuristic. A useful and new feature of our approach is that it supports also the testing of interconnections while considering power dissipation, test conflicts and precedence constraints. Another feature of our approach is that the TAM is designed with a central bus architecture, which is a generalisation of the TestBus architecture. The advantages and drawbacks of our approach are discussed, and the proposed architecture and heuristic are validated with experiments.
Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However,
permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale
or redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works, must be obtained from the IEEE.
[PLPF03] Julien Pouget, Erik Larsson, Zebo Peng, Marie-Lise Flottes, Bruno Rouzeyre, "An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling", IEEE European Test Workshop 2003 (ETW'03), Maastricht, The Netherlands, May 25-28, 2003, pp 51-56 (Formal Proceedings)