ecs99

A Hierarchical Test Generation Technique for Embedded Systems

Gert Jervan Author homepage
 
Petru Eles Author homepage
Zebo Peng Author homepage

Electronic Circuits and Systems Conference, Bratislava, Slovakia, September 6-8, 1999, pages 21-24

ABSTRACT
This paper presents a hierarchical test generation technique for embedded systems containing hardware and software. The technique is applied to the system-level specification of such systems. Different from the traditional approaches, hardware and software parts of an embedded system are handled in a uniform way. We will in particular show how the proposed technique can be applied at high levels of abstraction and how the software domain of the specification can also be successfully covered.


Related files:
ecs99.pdfAdobe Acrobat portable document
ecs99.ps.gzpostscript document, compressed (with gzip)


[JEP99] Gert Jervan, Petru Eles, Zebo Peng, "A Hierarchical Test Generation Technique for Embedded Systems", Electronic Circuits and Systems Conference, Bratislava, Slovakia, September 6-8, 1999, pages 21-24
( ! ) perl script by Giovanni Squillero with modifications from Gert Jervan   (v3.1, p5.2, September-2002-)
Last modified on Monday December 04, 2006 by Gert Jervan