ats02

Integrated Test Scheduling, Test Parallelization and TAM Design

Erik Larsson Author homepage
 
Klas Arvidsson
Hideo Fujiwara
 
Zebo Peng Author homepage

IEEE Asian Test Symposium (ATS'02), Tamuning, Guam, USA, November 18-20, 2002, pp. 397-404

ABSTRACT
We propose a technique integrating test scheduling, scan chain partitioning and test access mechanism (TAM) design minimizing the test time and the TAM routing cost while considering test conflicts and power constraints. Main features of our technique are (1) the flexibility in modelling the systems test behaviour and (2) the support for interconnection test of unwrapped cores and user-defined logic. Experiments using our implementation on several benchmarks and industrial designs demonstrate that it produces high quality solution at low computational cost.

Remarks: Best Paper Award at IEEE Asian Test Symposium 2002


Related files:
ats02.pdfAdobe Acrobat portable document

Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.


[LAFP02] Erik Larsson, Klas Arvidsson, Hideo Fujiwara, Zebo Peng, "Integrated Test Scheduling, Test Parallelization and TAM Design", IEEE Asian Test Symposium (ATS'02), Tamuning, Guam, USA, November 18-20, 2002, pp. 397-404
( ! ) perl script by Giovanni Squillero with modifications from Gert Jervan   (v3.1, p5.2, September-2002-)
Last modified on Monday December 04, 2006 by Gert Jervan