EDTC-97

A Controller Testability Analysis and Enhancement Technique

Xinli Gu
 
Erik Larsson Author homepage
Krzysztof Kuchcinski
 
Zebo Peng Author homepage

European Design and Test Conference , Paris, March 17-20, 1997, pp. 153-157

ABSTRACT
This paper presents a testability analysis and improvement technique for the controller of an RT level design. It detects hard-to-reach states by analyzing both the data path and the controller of a design. The controller is modified using register initialization, branch control, and loop termination methods to enhance its state reachability. This technique complements the data path scan method and can be used to avoid scanning registers involved in the critical paths. Experimental results show the improvement of fault coverage with a very low area overhead.


Related files:
EDTC-97.ps.gzpostscript document, compressed (with gzip)


[GLKP97] Xinli Gu, Erik Larsson, Krzysztof Kuchcinski, Zebo Peng, "A Controller Testability Analysis and Enhancement Technique", European Design and Test Conference , Paris, March 17-20, 1997, pp. 153-157
( ! ) perl script by Giovanni Squillero with modifications from Gert Jervan   (v3.1, p5.2, September-2002-)
Last modified on Monday December 04, 2006 by Gert Jervan