Modeling and Verification of Embedded Systems

Project Description

The focus of this project is the development of a high-level representation and formal verification techniques suitable for real-time embedded systems.

The main objectives of the project are:

  • Developing a modeling formalism that captures the most relevant aspects of embedded systems and, at the same time, has formal semantics.
  • Devising formal verification techniques applicable to systems represented in our model.

Project Members

Selected Publications

    Last modified on Wednesday September 24, 2003 by Luis Alejandro Cortes