# CoTest.

### **COTEST Activities at LiU**

Gert Jervan, Zebo Peng

Embedded Systems Laboratory (ESLAB) Linköping University





# Outline

- General Concept
- Structure
- Experimental Setup
- Experimental Results
- Conclusions

Gert Jervan IDA/SaS/ESLAB



#### Activities at LiU

- An approach for early design space exploration to evaluate testability
- Based on Hierarchical Test Generation (HTG) methodology
  - Combining behavioral level information with gate-level accuracy
- Fully automated design flow
  - Combination of in-house, external academic and commercial tools
- Experimental results to demonstrate the efficiency of proposed approach

Gert Jervan IDA/SaS/ESLAB

3

# • Hybrid BIST Insertion


- An architecture that supports the combination of pseudorandom and deterministic test patterns in cost effective way to improve design's testability.
  - The architecture can be implemented only in software to avoid area overhead, not to affect system performance and to provide possibility for test reconfiguration and is therefore flexible and well suitable for SoC designs.
- BIST insertion and optimization at HLS


Gert Jervan IDA/SaS/ESLAB





- Modeling on a behavioral level by using Decision Diagrams (DDs)
- Hierarchical test generation algorithm based on code coverage metrics and mutation fault model


Gert Jervan IDA/SaS/ESLAB





















- Test pattern propagation and justification is carried out on a behavioral level
- The best possible test set under given constraints will be calculated
- Final fault coverage is measured on a structural level against stuck-at faults

Gert Jervan IDA/SaS/ESLAB





# **Testing of Behavior**

- Introduction of control states into the specification
- Conversion of modified specification to DDs
- Test generation based on code coverage metrics
- Employing commercial constraint solver (SICStus) for solving the constraints

Gert Jervan IDA/SaS/ESLAB




# Testing FU-s

- Library of FU-s
  - VHDL models on a behavioral/structural level
  - DD models on a structural level
- PODEM algorithm for gate-level test generation (external tool)
- "Intelligent" method to handle X values and constants
- Justification and propagation is performed on a behavioral level

Gert Jervan IDA/SaS/ESLAB

17

#### **Testing FUs** 0,1,2,3,4,5 if (IN1 > 0) OUT' X=IN2+3;if (IN2 >= 0)X=IN1+IN2; -- q=2else X=IN1\*5; Y=X-10; -OUT X=Y\*2; ----- q=5 **Behavioral Description Gate-level netlist** Gert Jervan IDA/SaS/ESLAB



# **Experimental Results**

- Smaller examples to verify correctness of the approach
- Experiments with a slice of F4 are in the development phase

Gert Jervan IDA/SaS/ESLAB



# **Experimental Results**

#### DIFFEQ

# of lines (Behavioral VHDL):
# of gates:
# of faults:
# of untestable faults:
384

# of detected faults: 15277Test generation time: 468.36 sec

# of unique test vectors: 199
# of applied test vectors: 20896 (includes vectors for reset etc.)

- Fault efficiency: 96.46 % (gate-level stuck-at coverage)

Gert Jervan IDA/SaS/ESLAB

21

# embedded systems lab linköpings universitet

#### Conclusions

- Hierarchical test generation environment for early design space exploration to evaluate testability
- Uses behavioral specifications for propagation and justification while retains gate-level accuracy
- Results are comparable with gate-level ATPG-s while our approach avoid synthesis step for testability evaluation
- Preliminary experimental results show feasibility of our approach

Gert Jervan IDA/SaS/ESLAB

# **Thank You!**



