Home

Program NEW!

Submission
Closed!

Registration OPEN

Committees

CODES+ISSS 2006
CODES+ISSS 2005
CODES+ISSS 2004
CODES+ISSS 2003

News

General Information

The International Conference on Hardware-Software Codesign and System Synthesis is the premier event in design of embedded systems hardware, software and tools. The conference proudly continues the tradition of being a high-quality forum for active discussion on current and innovative topics. The program will bring together the latest in academic and industrial research and development. High-quality original papers will be accepted for oral presentation followed by interactive poster sessions. Selected papers from the conference proceedings will be targeted for journal publication.

Areas of Interest

The Conference invites papers on all aspects of the design and architecture of embedded computing systems, from application specific to heterogeneous systems, from custom to FPGA implementations, from handheld to high-performance systems. Topics of interest include, but are not limited to:

  1. High-level, architectural and system-level synthesis
    Specification and refinement, design representation, synthesis, partitioning, estimation, design space exploration
  2. Hardware-software co-design
    Co-design methodologies, interaction between architecture and software design, HW/SW partitioning, design space exploration, HW/SW interface.
  3. Specification languages and models
    System-level models and semantics, timing analysis, power, formal properties, heterogeneous systems and components.
  4. Simulation and verification
    Hardware-software cosimulation, verification methodology, formal verification, HW acceleration, test methodology, design for testability
  5. Power-aware design methodology
    Power management, power modeling and estimation, low-power design methodology
  6. Embedded systems architecture
    Architecture optimization, application-specific architectures, memory and communication architecture exploration, architecture optimization
  7. Multiprocessors and networks-on-chip
    Multiprocessor architectures, communication protocols, design space exploration, MPSoC and networks-on-chip.
  8. Embedded software
    Compilers, memory management, virtual machines, scheduling, power-aware OS, real-time support and middleware.
  9. Application-specific design and algorithms
    Network processors, media processors, application specific hardware accelerators, reconfigurable processors, securities
  10. Industrial practices and design case studies
    Design experiences of high interest to the community. Applications of new practical and theoretical approaches, state-of-the-art methodologies and tools to real-life problems in various application areas such as, cell phones, network processors, sensor networks, automotive, multimedia and medical systems.
  11. Emerging techniques
    New challenges for next generation embedded computing systems, arising from increased heterogeneity, new technologies (e.g., nanotechnology, biochips) or new applications (e.g., ubiquitous computing). Networked embedded systems.
CODES+ISSS is part of the
Embedded Systems Week.

Workshops

  • ESTIMedia'07
    5th IEEE Workshop on Embedded Systems for Real-Time Multimedia, Oct. 4-5
  • WASP'07
    Workshop on Application Specific Processors, Oct. 4

Supporters



Venue

Hotel online booking
Arrival:
Day Month Year
Nights Rooms Persons
per room
(Provided by Salzburg Congress)


Sponsoring Societies
Industrial/Academic Contributors
Technical Sponsors
IFIP Working Group 10.2 on
Embedded Systems
IFIP Working Group 10.5 on Design and Engineering of
Electronic Systems