FDA125 Advanced Parallel Programming

Christoph Kessler, IDA, Linköpings universitet, 2007.



#### Overview

- Run-time parallelization of irregular loops
  - DOACROSS parallelization
  - Inspector-Executor Technique (shared memory)
  - Inspector-Executor Technique (message passing)
  - Privatizing DOALL Test \*
- Speculative run-time parallelization of irregular loops \*
  LRPD Test \*
- General Thread-Level Speculation
  - Hardware support \*

\* = not yet covered in this lecture. See the references.







# Inspector-Executor Technique (1)

Compiler generates 2 pieces of customized code for such loops:

Inspector

Executor

- calculates values of index expression by simulating whole loop execution
  - typically, based on sequential version of the source lo (some computations could be left out)
- computes implicitly the real iteration dependence graph
- computes a parallel schedule as (greedy) wavefront traversal of the

×

- iteration dependence graph in topological order
- all iterations in same wavefront are independent
- schedule depth = #wavefronts = critical path length



follows this schedule to execute the loop



# Inspector-Executor Technique (4)

Problem: Inspector remains sequential - no speedup

#### Solution approaches:

- Re-use schedule over subsequent iterations of an outer loop if access pattern does not change
  - amortizes inspector overhead across repeated executions
- Parallelize the inspector using doacross parallelization [Saltz,Mirchandaney'91]
- Parallelize the inspector using sectioning [Leung/Zahorjan'91]
  - compute processor-local wavefronts in parallel, concatenate
  - trade-off schedule quality (depth) vs. inspector speed
  - Parallelize the inspector using bootstrapping [Leung/Z.'91]
  - Start with suboptimal schedule by sectioning,
  - use this to execute the inspector  $\rightarrow$  refined schedule





# Inspector-Executor Technique (6) - DMS

 *Ormos
J
07
That

Γ

dest	source	data	local buffer area (private)
P0	P1	a[5], a[6]	lb[0:1]
	P2	a[10]	lb[2]
P1	P0	a[0], a[3]	lb[0:1]
	P2	a[8]	lb[2]

a[4], a[5]

lb[0:1]

P1

P2

Inspector step 1:

(here, in parallel)

construct communication map

Inspector step 2: construct reverse communication map (communication schedule)							
source	dest	data	remote buffer area				
P0	P1	a[0], a[3]	lb[0:1]				
P1	P0	a[5], a[6]	lb[0:1]				
P1	P2	a[4], a[5]	lb[0:1]				
P2	P0	a[10]	lb[2]				
P2	P1	a[9]	lb[2]				

# Inspector-Executor Technique (8) - DMS

#### Inspector, step 3:



Construct modified access functions (represented as local table of pointers)

i	0	1	2	3	4	5	6	7	8	9	10	11
owner of y[i]	P0	P0	P0	P0	P1	P1	P1	P1	P2	P2	P2	P2
ip[i]	1	5	6	10	0	3	4	8	10	5	4	9
owner of a [ ip[i] ]	P0	<u>P1</u>	<u>P1</u>	<u>P2</u>	<u>P0</u>	<u>P0</u>	P1	<u>P2</u>	P2	<u>P1</u>	<u>P1</u>	P2
accesstable [i] = where to find a[ip[i]] in local memory	a +1	lb +0	lb +1	lb +2	lb +0	lb +1	a +0	lb +2	a +2	lb +0	lb +1	a +1
Remark: Communication maps and address tables can be reused if ip[:] does not change between subsequent executions of the source loop.												



## Some references on run-time parallelization

- R. Cytron: Doacross: Beyond vectorization for multiprocessors. Proc. ICPP-1986
- D. Chen, J. Torrellas, P. Yew: An Efficient Algorithm for the Run-time Parallelization of DOACROSS Loops, Proc. IEEE Supercomputing Conference, Nov. 2004, IEEE CS Press, pp. 518-527
- R. Mirchandaney, J. Saltz, R. M. Smith, D. M. Nicol, K. Crowley: Principles of run-time support for parallel processors, Proc. ACM ICS-88 Int. Conf. on Supercomputing, July 1988, pp. 140-152.
- J. Saltz and K. Crowley and R. Mirchandaney and H. Berryman: Runtime Scheduling and Execution of Loops on Message Passing Machines, Journal on Parallel and Distr. Computing 8 (1990): 303-312.
- J. Saltz, R. Mirchandaney: The preprocessed doacross loop. Proc. ICPP-1991 Int. Conf. on Parallel Processing.
- S. Leung, J. Zahorjan: Improving the performance of run-time parallelization. Proc. ACM PPoPP-1993, pp. 83-91.
- e Rauc Lawrence Rauchwerger, David Padua: The Privatizing DOALL Test: A Run-Time Technique for DOALL Loop Identification and Array Privatization Proc. ACM ICS-94 Int. Conf. on Supercomputing, July 1994, pp. 33-45.
- Lawrence Rauchwerger, David Padua: The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Paralelization. Proc. ACM SIGPLAN PLDI-95, 1995, pp. 218-232.



## Speculative execution



- Works on a task graph
  - constructed implicitly and dynamically
- Speculate on:
  - control flow, data independence, synchronization, values We focus on thread-level speculation (TLS) for CMP/MT processors. Speculative ILP is not considered here.
- Task:
  - statically: Connected, single-entry subgraph of the controlflow graph
    - Basic blocks, loop bodies, loops, or entire functions
  - dynamically: Contiguous fragment of dynamic instruction stream within static task region, entered at static task entry

## Speculative execution of tasks

- Speculation on inter-task control flow
  - After having assigned a task, predict its successor task and start it speculatively
- Speculation on data independence
  - For inter-task memory data (flow) dependences
    - conservatively: await write (memory synchronization, message)
      speculatively: hope for independence and continue (execute the load)
- Roll-back of speculative results on mis-speculation (expensive)
  - When starting speculation, state must be buffered
  - Squash an offending task and all its successors, restart
- Commit speculative results when speculation resolved to correct
  Task is retired





# **Selecting Tasks for Speculation**



X

#### Small tasks:

- too much overhead (task startup, task retirement)
- low parallelism degree

#### Large tasks:

- higher misspeculation probability
- higher rollback cost
- many speculations ongoing in parallel may saturate the resources
- Load balancing issues
  - avoid large variation in task sizes
- Traversal of the program's control flow graph (CFG)
  - Heuristics for task size, control and data dep. speculation

FDA125, C. Kessler, IDA, Linköpings universitet, 2007.

## TLS Implementations

#### Software-only speculation

- for loops [Rauchwerger, Padua '94, '95]
- ...

# Hardware-based speculation

- Typically, integrated in cache coherence protocols
- Used with multithreaded processors / chip multiprocessors for automatic parallelization of sequential legacy code
- If source code available, compiler may help e.g. with identifying suitable threads

#### Some references on speculative execution / parallelization



- T. Vijaykumar, G. Sohi: Task Selection for a Multiscalar Processor. Proc. MICRO-31, Dec. 1998.
  J. Martinez, J. Torrellas: Speculative Locks for Concurrent Execution of Critical Sections in Shared-Memory Multiprocessors. Proc. WMPI at ISCA, 2001.
  F. Warg and P. Stenström: Limits on speculative module-level parallelism in imperative and object-oriented programs on CMP platforms. Pr. IEEE PACT 2001.
  D. Marvella and A. Consellary Thread environment for security for the parallelism.
- P. Marcuello and A. Gonzalez: Thread-spawning schemes for speculative multithreading. Proc. HPCA-8, 2002.
- J. Steffan et al.: Improving value communication for thread-level speculation. HPCA-8, 2002.
- M. Cintra, J. Torrellas: Eliminating squashes through learning cross-thread violations in speculative parallelization for multiprocessors. HPCA-8, 2002.
- Fredrik Warg and Per Stenström: Improving speculative thread-level parallelism through module run-length prediction. Proc. IPDPS 2003.
- F. Warg: Techniques for Reducing Thread-Level Speculation Overhead in Chip Multiprocessors. PhD thesis, Chalmers TH, Gothenburg, June 2006.
  T. Ohsawa et al.: Pinot: Speculative multi-threading processor architecture exploiting parallelism over a wide range of granularities. Proc. MICRO-38, 2005.